HD63701V0, HD637A01V0

HD637B01V0

(Limiting Supplies. For Development Only.)

The HD63701V0 is an 8-bit CMOS single-chip microcomputer unit, pin compatible with th HD6301V1. 4kB EPROM, 192 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD63701V0. It is bus compatible with HMCS6800. Execution time of key instructions are improved and several new instructions are added to increase system throughout. The HD63701V0 can be expanded up to 65k words. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As HD63701V0 is fabricated by the advanced CMOS process technology, power dissipation is extremely reduced. In addition to that, HD63701V0 has Sleep Mode and Standby Mode at lower power dissipation mode. Therefore flexible low power consumption application is possible.

On chip EPROM can be programmed and erased by the same procedure as that of 27C256 or 27256.

■ FEATURES

- Instruction Set Compatible with HD6301 Family
- Abundant On-Chip Functions
 4kB EPROM, 192 Bytes RAM, 29 Parallel I/O Lines, 2 Lines of Data Strobe, 16-bit Timer, Serial Communication Interface
- Low Power Consumption Mode: Sleep Mode, Standby Mode
- Minimum Instruction Execution Time
 1μs (f = 1MHz), 0.67μs (f = 1.5MHz), 0.5μs (f = 2MHz)
- Bit Manipulation, Bit Test Instruction
- Protection from System Upset: Address Trap, Op-Code Trap
- Up to 65k Words Address Space
- Wide Operation Range


f = 0.1 to 2.0MHz ($V_{CC} = 5V \pm 10\%$)


TYPE OF PRODUCTS

TYPE No.	BUS TIMING
HD63701V0	1.0 MHz
HD637A01V0	1.5 HMz
HD637B01V0	2.0 HMz


■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles
- Programming socket adapter for programming the EPROM-on-CHIP device





■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3~ +7.0	V
Input Voltage	V _{in}	-0.3~V _{CC} +0.3	٧
Operating Temperature	Topr	0~+70	°C
Storage Temperature	T _{stq}	-55 ~ + 125	°C
Program Voltage	V _{PP}	-0.3~ + 13.0	V

(NOTE) This product has protection circuits in input pin from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in} , V_{out} : $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$.

■ MCU ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, f = 0.1 ~ 2.0 MHz, $V_{SS} = 0V$, Ta = 0 ~ + 70 °C, unless otherwise noted.)

Ite	m	Symbol	Test Condition	min.	typ.	max.	Unit
•	RES, STBY			V _{CC} -0.5			
Input "High" Voltage	EXTAL	V _{IH}		$V_{CC} \times 0.7$		V _{CC} +0.3	V
	Other Inputs	V_{IH} V_{IL} $ I_{in} V_{in} = 0.5 - V_{CC} - 0.5V$ $ I_{TSI} V_{in} = 0.5 - V_{CC} - 0.5V$ $V_{OH} \frac{I_{OH} = -200\mu\text{A}}{I_{OH} = -10\mu\text{A}}$ $V_{OL} I_{OL} = 1.6\text{mA}$ $C_{in} V_{in} = OV, f = 1.0\text{MHz}, Ta = 25 ^{\circ}\text{C}$ $ I_{CC} Operating (f = 1\text{MHz}^{**})$		2.0	_		
Input "Low" Voltage	All inputs	V _{IL}		-0.3	-	0.8	V
Innuit Lastenas Oumant	RES	10 1	V 05 V 05V			10.0	
Input Leakage Current	NMI, IRQ, STBY	1 !lin!	v _{in} = 0.5 ~ v _{CC} -0.5v	-		1.0	μΑ
Three State (off-state) Leakage Current	P ₁₀ ~ P ₁₇ , P ₂₀ ~ P ₂₄ , P ₃₀ ~ P ₃₇ , P ₄₀ ~ P ₄₇ , IS3	I _{TSI}	V _{in} = 0.5 ~ V _{CC} -0.5V	_	<u> </u>	1.0	μΑ
Output "High" Voltage	All Outputs	V	$I_{OH} = -200\mu A$	2.4		_	٧
Output "High" Voltage	All Outputs	VOH	I _{OH} = -10μA	V _{CC} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	T -		0.55	٧
Innut Conneitones	RES		$V_{in} = OV, f = 1.0MHz,$			50	
Input Capacitance	All Outputs	o _{in}	Ta = 25°C	_	_	12.5	pF
Standby Current	Non Operation	lcc		_	2.0	15.0	μА
Current Dissination t	Operating (f = 1MHz**)		T -	5.0	10.0		
Current Dissipation*		'CC	Sleeping (f = 1MHz**)	_	1.0	2.0	mA
RAM Standby Voltage		V _{RAM}		2.0			V

Dissipations at X MHz operation are decided according to the following formulas: typ. value (f = X MHz) = typ. value (f = 1MHz) × X max. value (f = X MHz) = max. value (f = 1MHz) × X (both the sleeping and operating)

 V_{IH} min. = V_{CC} =0.8V, V_{IL} max. = 0.8V (All output pins have no load.) Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current

● AC CHARACTERISTICS (V_{CC} = 5.0V ± 10%, f = 0.1 ~ 2.0 MHz, V_{SS} = 0V, Ta = 0 ~ +70 °C, unless otherwise noted.) BUS TIMING

				Test	HΩ	063701	V0	HD	637A0	1V0	HD	637B0	1V0	Uni	
Ite	em		Symbol	Condition	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	J	
Cycle Time			t _{cyc}		1		10	0.666		10	0.5		10	μS	
Address Strobe Puls	se Width "High	,,,	PW _{ASH} *	•	220		† <u> </u>	150			110			ns	
Address Strobe Rise			t _{ASr}		_		25	_		25	_		25	ns	
Address Strobe Fall			tASf		_		25	—		25			25	ns	
Address Strobe Dela			t _{ASD} *		60		<u> </u>	40			20		<u> </u>	ns	
Enable Rise Time			t _{Er}	1	_		20	_		20	_		20	ns	
Enable Fall Time			t _{Ef} *	1	_		20	-		20			20	ns	
Enable Pulse Width	Enable Pulse Width "High" Level				450		T — _	300			220			ns	
	Enable Pulse Width "Low" Level				450		T —	300			220			ns	
Address Strobe to Enable Delay Time		tased*]	60			40			20	<u> </u>	<u> </u>	ns		
Address Delay		t _{AD1} *	Fig. 1 Fig. 2			250			190		ļ	160	ns		
me		t _{AD2} *	1			250		ļ	190	_	ļ	160	n		
Address Delay Time	e for Latch		t _{ADL} *			_		250			190			160	ns
		Write	t _{DSW} *		230	Ι	<u> </u>	150			100			ns	
Data Set-up Time		Read	t _{DSR}		80		<u> </u>	60	<u> </u>		50	<u> </u>	<u> </u>	ns	
		Read	t _{HR}	1	0		<u> </u>	0		<u> </u>	0	<u> </u>	<u> </u>	n:	
Data Hold Time		Write	t _{HW} *	1	60		_	40	<u> </u>		30		<u> </u>	n:	
Address Set-up Tim	ne for Latch	<u> </u>	tasL*		60			40			20		<u> </u>	n:	
Address Hold Time			tash*		30		_	20			20		<u> </u>	n:	
Address Hold Time			t _{AH} *	7	60			40			30			<u> </u>	
A ₀ ~ A ₇ Set-up Tim	e Before E		t _{ASM} *		200		_	110	<u> </u>		60	<u> </u>	 -	n	
Peripheral Read Non-Multiplexed Bus			٦	_		650			395		<u> </u>	270	n		
Access Time			TACCM	7	_		650			395	<u> </u>	<u> </u>	270	n	
Oscillator Stabiliza	tion Time		tRC	Fig. 10	20		_	20			20			m	
Processor Control			tpcs	Fig. 11	200		_	200		-	200			n	

^{*} These timings change depend on t_{cyc}. The values in the table are those when t_{cyc} is minimum (at maximum operating frequency).

PERIPHERAL PORT TIMING

			Test	НС	63701	V0	HD	637A0	1V0	HD	637B0	1V0	Unit
ltem		Symbol	Condition	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	
Peripheral Data Set-up Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200		_	200			200		_	ns
eripheral Data old Time Port 1, 2, 3, 4		t _{PDH}	Fig. 3	200		_	200		_	200		-	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition		tosp1	Fig. 5	_		300	_		300	_	ļ	300	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition		t _{OSD2}	Fig. 5	_		300	_		300	_		300	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Delay Time, Enable Negative Transition to Port 1, 2*, 3, 4		Fig. 4	-		300			300	_		300	ns
Input Strobe Pulse Width	L	tpwis	Fig. 6	200			200			200		1=	ns
Input Strobe Rise Time		t _{ISr}	Fig. 6	1 =		50	—		50			50	ns
nput Strobe Fall Time		t _{iSf}	Fig. 6	_		50	_		50			50	ns
Input Data Hold Time	Port 3		Fig. 6	150	<u> </u>	1=	150		_	150			ns
Input Data Note Time	put Data Flora Filine		Fig. 6	0		1-	0			0	_	<u> </u>	ns

^{*} Except P21.

TIMER, SCI TIMING

ltem	Symbol	Test	HD63701V0			HD637A01V0			HD637B01V0			11-11
10		Condition	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	Unit
Timer Input Pulse Width	t _{PWT}		2.0		T —	2.0		_	2.0			t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	_		400	_		400	_		400	ns
SCI Input Clock Cycle	t _{Scyc}	1	2.0		_	2.0		†	2.0		_	t _{cyc}
SCI Input Clock Pulse Width	PWSCK				0.6	0.4		0.6	0.4		0.6	tscyc

MODE PROGRAMMING

ltem	Symbol	Test	HC	63701	VO	HD	637A0	1V0	HD	637B0	1V0	Unit
	5,50.	Condition	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	
RES	PW _{RSTL}		3		-	3		_	3		-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 8	2			2			2		<u> </u>	Lcyc
Mode Programming Hold Time	t _{MPH}]	150		-	150		_	150		_	ns




Figure 1 Expanded Multiplexed Bus Timing





Figure 2 Expanded Non-Multiplexed Bus Timing



*Port 3 Non-Latched Operation

Figure 3 Port Data Set-up and Hold Times (MCU Read)





Figure 4 Port Data Delay Times (MCU Write)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)




Figure 6 Port 3 Latch Timing (Single Chip Mode)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)




Figure 7 Timer Output Timing




Figure 8 Mode Programming Timing






Figure 9 Bus Timing Test Loads (TTL Load)

 $R = 12k\Omega$





■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}
These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$.


XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide by 4 circuitry is included. EXTAL accepts an external clock input of duty 50% (±5%) to drive, then internal clock is a quarter the frequency of an external clock. External driving frequency will be less than 4 times as maximum internal clock. For external driving, XTAL pin should be open. An example of connection circuit is shown in Fig. 12.


XTAL and EXTAL pins are also used to place the MCU in the EPROM mode. Refer to "PROGRAMMING THE HD63701V0 EPROM" section for details.

AT Cut Parallel Resonance Crystal

Frequency	(MHz)	2.5	4.0	6.0	8.0			
Rs max	(Ω)	500	120	80	60			
Co max	(pF)	7.0						



(a) Crystal Interface



• Standby (STBY)

This pin is used to place the MCU in the Standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to V_{SS} or V_{CC} and the MCU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

• Reset (RES)

This input is used to reset the MCU. RES must be held "Low" for at least 20ms when the power starts up.

To reset the MCU during system operation, it must be held "Low" for at least 3 system clock cycles. When RES goes "Low", all address buses become "High-impedance" and it continues while RES is "Low". If RES goes to "High", CPU does the following.

- I/O Port 2 bits, 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts IRQ₁ and IRQ₂, clear it before those are used.

When RES goes "Low", I/O Ports become "High-impedance" immediately independent of clock state, while the internal portions of MCU are reset synchronously with clock.

• Enable (E)

This output pin supplies system clock. Output is a single-phase, TTL compatible and 1/4 of the crystal oscillation frequency. It can drive one TTL load and 90pF.

Non maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if NMI signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

● Interrupt Request (IRQ₁/A₉)

This pin function as IRQ_1 pin in the Normal operation mode, bit in the EPROM mode it functions as address input pin (A_2) .

 $\overline{IRQ_i}$ is the level-sensitive pin which request an interrupt sequence to the CPU.

When IRQ₁ goes "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulators, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and load the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal (IRQ₂) which is quite the same as IRQ₁ except that it will use the vector address \$FFF0 to \$FFF7.

When $\overline{IRQ_1}$ and $\overline{IRQ_2}$ are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

 $\overline{IRQ_1}$ has no internal latch. Therefore, if $\overline{IRQ_1}$ is removed during suspension, that $\overline{IRQ_1}$ is ignored.

Table 1 Interrupt Vector Memory Map

Highest Priority

Lowest

Priority

Ve	ctor	
MSB	LSB	Interrupt
FFFE	FFFF	RESET
FFEE	FFEF	TRAP
FFFC	FFFD	NMI
FFFA	FFFB	SWI (Software Interrupt)
FFF8	FFF9	IRQ1 (IS3)
FFF6	FFF7	ICF (Timer Input Capture)
FFF4	FFF5	OCF (Timer Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFFO	FFF 1	SCI (RDRF+ORFE+TDRE)

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Regardless of the Interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

The following pins are available only in single chip mode.

• Input Strobe (IS3) (SC₁)

This signal controls IS3 interrupt and the latch of Port 3. When the falling edge of this signal is detected, the flag of Port 3 Control Status Register is set.

For detailed explanation of Port 3. Control Status Register, see the I/O PORT 3 CONTROL STATUS REGISTER section.

• Output Strobe (OS3) (SC₂)

This signal is used to send a strobe to an external device, indicating effective data is on the I/O pins. The timing chart for Output Strobe are shown in Figure 5.

The following pins are available for Expanded Modes.

• Read/Write (R/W) (SC₂)

This TTL compatible output signal indicates peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). It can drive one TTL load and 90pF.

• I/O Strobe (IOS) (SC₁)

In expanded non multiplexed mode 5 of operation, $\overline{105}$ goes to "Low" only when A_9 through A_{15} are "0" and A_8 is "1". This allows external access up to 256 addresses from \$0100 to \$01FF in memory. The timing chart is shown in Figure 2.

• Address Strobe (AS) (SC₁)

In the expanded multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at Port 3. The 8-bit latch is controlled by address strobe as shown in Figure 18. Thereby, I/O Port 3 can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address area is accessed.

■ PORTS

HD63701V0 has four I/O Ports (three 8-bit ports and one 5-bit

port). Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1". I/O pin is programmed for output, if "0", then programmed for an input.

There are four ports: Port 1, Port 2, Port 3, and Port 4. Addresses of each port and associated Data Direction Registers are shown in Table 2.

 Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

RES does not affect I/O port Data Register. Therefore, just after RES, Data Register is uncertain. Data Direction Registers are reset.

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input.

These are TTL compatible and can drive one TTL load and 90pF. After the MCU has been reset, all I/O lines of Port 1 are configured as inputs in all modes except mode 1.

In all modes except the expanded non multiplexed mode (Mode 1) and EPROM mode, port 1 always function as parallel I/O. In mode 1, port 1 will be an output line for lower address $(A_0 \text{ to } A_7)$. In the EPROM mode, port 1 is lower address $(A_0 \text{ to } A_7)$ input for EPROM

• I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs.

Port 2 is TTL compatible and can drive one TTL and 30pF. After the MCU has been reset, I/O lines are configured as inputs. Three pins of Port 2 (pins P_{20} , P_{21} , P_{22}) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register, which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P_{z1}) is the only pin restricted to data input or Timer output.

• 1/Q Port 3

This is an 8-bit port which can be configured as I/O lines, a data bus, or an address bus multiplexed with data bus. Its function depends on hardware operation mode programmed by the user using 3 bits of Port 2 during Reset. Port 3 as a data bus is bi-directional. For an input from peripherals, regular TTL level must be supplied, that is greater than 2.0V for a logic "1" and less than 0.8V for a logic "0". This TTL compatible three-state buffer can drive one TTL load and 90pF. In the expanded Modes, data direction register will be inhibited after Reset and data direction will depend on the state of the R/W line. Function of Port 3 is shown below.

Single Chip Mode (Mode 7)

Parallel Inputs/Outputs as programmed by its corresponding Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe $(\overline{1S3})$ and an output strobe $(\overline{OS3})$, both being used for handshaking. They are controlled by I/O Port 3 Con-

trol/Status Register. Function of these two control lines of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using 183 (SC₁) as a input strobe signal.
- (2) OS3 can be generated by CPU read or write to Port 3's data register.
- (3) $\overline{IRQ_1}$ interrupt can be generated by an $\overline{IS3}$ falling edge. Port 3 strobe and latch timing is shown in Figs. 5 and 6 respectively.

I/O Port 3 Control/Staus Register is explained as follows:

I/O Port 3 Control/Status Register

								_
	7	6	5	4	3	2	1	0
	<u>183</u>	īS3 ĪRQ.	×	oss	LATCH	×	-x	×
=		ENABLE			ENABLE			

Bit O Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 LATCH ENABLE.

Bit 3 is used to control the input latch of Port 3. If the bit is set at "1", the input data on Port 3 is latched by the falling edge of IS3. The latch is released by the MCU read to Port 3; now new data can be latched again by IS3 falling edge. Bit 3 is cleared by a reset. If this bit is "0", IS3 does not affect I/O Port 3 latch operation.

Bit 4 OSS (Output Strobe Select)

This bit identifies the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is not cleared, the strobe will be generated by a write operation. Bit 4 is cleared by a reset.

Bit 5 Not used.

Bit 153 IRQ, ENABLE.

If this bit is set, IRQ₁ interrupt by IS3 Flag is enabled. Otherwise the interrupt is disabled. The bit is cleared by a reset.

Bit 7 153 FLAG.

Bit 7 is a read-only bit which is set by the falling edge of $\overline{\text{IS3}}$ (SC₁). It is cleared by a read of the Control/Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset.

Expanded Non Multiplexed Mode (mode 1, 5)

In this mode. Port 3 becomes data bus. (Do to Do)

Expanded Multiplexed Mode (mode 0, 2, 6)

Port 3 becomes both the data bus $(D_0 \text{ to } D_7)$ and lower bits of the address bus $(A_0 \text{ to } A_7)$. An address strobe output is "High" while the address is on the port.

EPROM Mode

In this mode, Port 3 is data inputs and outputs of EPROM $(O_{\bullet}$ to O_{\bullet}).

I/O Port 4

This is an 8-bit port that becomes either I/O or address outputs depending on the selected operation mode. Each line is TTL compatible and can drive one TTL load and 90pF. Function of Port 4 for each mode is explained below.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its associated data direction register.

Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address line (A_0 to A_7) by writing "1"s on the data direction register. After reset, this port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs.

When all of the eight bits are not required as addresss, the remaining lines can be used as I/O lines (Inputs only).

Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper order address lines (A₈ to A₁₆) regardless of the value of the direction register.

Expanded Multiplexed Mode (Mode 6): In this mode, Port 4 becomes the upper address lines $(A_8 \text{ to } A_{15})$. After reset, this port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs. When all of the eight bits are not required, the remaining lines can be used as I/O lines (input only). **Expanded Multiplexed Mode (Mode 0, 2):** In this mode, Port 4 becomes output for upper order address lines $(A_8 \text{ to } A_{16})$ regardless of the value of data direction register.

EPROM Mode

In this mode, Port 4 functions as an input line for EPROM address, \overline{CE} and \overline{OE} .

The relation between each mode and I/O Port 1 to 4 is summarized in Table 3.

■ MODE SELECTION

The MCU operation mode after the reset must be determined by the user wiring the P_{20} , P_{21} and P_{22} pins externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PC0, PC1, PC2 of I/O Port 2 register when reset goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER

	7	6	5	4	3	2	1	0	
\$0003	PC2	PC1	РСО	1/0 4	1/0 3	1/0 2	I/O 1	1/0 0	

An example of external hardware used for Mode Selection is shown in Fig. 13. The HD14053B is used to separate the peripheral device from the MCU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD63701V0 is shown in Table 4.

The HD63701V0 operates in three basic modes: (1) Single Chip Mode; (2) Expanded Multiplexed Mode (compatible with the HMCS6800 peripheral family), (3) Expanded Non Multiplexed

Mode (compatible with HMCS6800 peripheral family).

For EPROM mode, refer to "Programming the HD63701V0 EPROM" section.

Single Chip Mode (Mode 7)

In the Single Chip Mode, all ports will become I/O. This is shown in Figure 15. In this mode, SC_1 , SC_2 pins are configured for control lines of Port 3 and can be used as input strobe ($\overline{IS3}$) and output strobe ($\overline{OS3}$) for data handshaking.

• Expanded Multiplexed Mode (Mode 0, 2, 6)

In this mode, Port 4 is configured for I/O (inputs only) or address lines. The ata bus and the lower order address bus are multiplexed in Port 3 and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O. In this mode, HD63701V0 is expandable up to 65k words (See Fig. 16)

Expanded Non Multiplexed Mode (Mode 1, 5)

In this mode, the HD63701V0 can directly address HMCS6800 peripherals without address latch. In mode 5, Port 3 becomes a data bus. Port 4 becomes A_0 to A_7 address bus or partial address bus and I/O (inputs only). Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination thereof.

Port 1 is configured as a parallel I/O only.


In this mode, HD63701V0 is expandable to 256 locations.

In mode 1, Port 3 becomes a data bus and Port 1 becomes A_0 to A_7 address bus, and Port 4 becomes A_8 to A_{15} address bus.

In this mode, the HD63701V0 is expandable to 65k word with no address latch. (See Fig. 17)

Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in Port 3 in the expanded multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD63701V0 is shown in Figure 18.



Note 1) Figure of Mode 7

- 2) RC≈Reset Constant
- 3) R,=10kΩ

Figure 13 Recommended Circuit for Mode Selection




Figure 14 HD14053B Multiplexers/De-Multiplexers




Figure 15 HD63701V0 MCU Single-Chip Mode




Figure 16 HD63701V0 MCU Expanded Multiplexed Mode




Figure 17 HD63701V0 MCU Expanded Non-Multiplexed Mode




Figure 18 Latch Connection

Summary of Mode and MCU Signal

This section gives a description of the MCU signals for the various modes. SC₁ and SC₂ are signals which vary while the mode.

Table 3 Feature of each mode and lines

	MODE		PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	sc,	SC ₂	RES/V _{PP}	IRQ ₁ /A ₉
	Single Chip		1/0	1/0	VO	1/0	ī\$3 (I)	OS3 (O)	RES	TRO ₁
MCU	Expanded M	1 ux	1/0	1/0	Address Bus (A ₀ ~A ₇ Data Bus (D ₀ ~D ₇)	Address Bus* (A ₈ ~A ₁₅)	AS (O)	R/W (O)	RES	ĪRQ ₁
Mode	U Expanded .	Mode 5	1/0	1/0	Data Bus (D ₀ ~D ₇)	Address Bus* (A ₀ ~A ₇)	10S (O)	R/W (O)	RES	ĪRQ,
		Mode 1	Address Bus (A ₀ ~A ₇)	1/0	Data Bus (D ₀ ~D ₇)	Address Bus (A ₈ ~A ₁₅)	Not Used	R/W (O)	RES	ĪRQ ₁
EPROM			Address Bus (A ₀ ~A ₇)	Mode Input (P ₂₀ , P ₂₁ , P ₂₂)	Data Bus (D _O ~D ₇)	Address Bus OE, CE (A ₈ , A ₁₀ ~A ₁₄)	Not Used	Not Used	V _{PP}	Ag

^{*} These lines can be substituted for I/O (Input Only) (except Mode 0, 2)

= Input IS3 = Input Strobe SC = Strobe Control OS3 = Output Strobe AS IOS = I/O Select = Output = Address Strobe

R/W = Read/Write

Table 4 Mode Selection Summary

Mode	P ₁₂ (PC2)	P ₁₁ (PC1)	P ₁₀ (PC0)	EPROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
	 	н	Н				1	Single Chip
7	Н		 ''-	 	 -	1	MUX ⁽³⁾	Multiplexed/Partial Decode
6	H	н	 	 - 	<u> </u>	+	NMUX ⁽³⁾	Non-Multiplexed/Partial Decode
5	н	L	Н_		<u> </u>			Not Used
4	Н	L_	L_			 -	 	
3		н	н	-	- _			Not Used
	 	н	1	E ⁽¹⁾	1	E	MUX	Multiplexed
	 	 :	H	E ⁽¹⁾	 	TE T	NMUX	Non-Multiplexed
1	<u> </u>	L	<u> </u>		 	1(2)	MUX	Multiplexed Test
0	L	L	L		<u> </u>		INOX	indiplace . set

LEGEND:

Internal

External

MUX Multiplexed NMUX - Non-Multiplexed

Logic "0" - Logic "1"

(NOTES)

- 1) Internal ROM is disabled.
- 2) Reset vector is external for 3 or 4 cycles after RES goes "high".
- 3) Idle lines of Port 4 address outputs can be assigned to Input Port.

■ MEMORY MAP

The MCU can provide up to 65k byte address space depending on the operating mode. Fig. 19 shows a memory map for each operating mode. The first 32 locations of each map are for the MCU's internal register only, as shown in Table 5.


Table 5 Internal Register

Parista	Address		Re	ad, Writ	e*4/Initi	al Value	after Re	set	
Register	Address	7	6	5	4	3	2	1	0
Port 1 Data Direction Register	\$00*1					N 00			
Port 2 Data Direction Register	\$01					N			
		+				W*5			-
Port 1 Data Register	\$02*1					ertain		•	
Port 2 Data Register/Mode Register	\$03		R*6				R/W*5		
		P 22	P21	P ₂₀			Uncertai	n	
Port 3 Data Direction Register	\$04*2	-		···		W 00			
B .4B . B: .4 B	****	1			1	N	,		
Port 4 Data Direction Register	\$05*3				\$	00		•	
Port 3 Data Register	\$06*2				R/\	W*5			
r VII 3 Data Negistei	\$00 -				Unc	ertain			
Port 4 Date Register	\$07*3				R/\	W*5			
						ertain			.,
Timer Control and Status Register	\$08	R	R	R	R/W	R/W	R/W	R/W	R/W
		<u> </u>	0	.0	0	 ′w	0	0	0
Counter (High Byte)	\$09					00			
		 				/W			· -
Counter (Low Byte)	\$0A	 		-		00			
0.4.4.0	400				R/	w			
Output Compare Register (High Byte)	\$OB				\$	FF			
Output Compare Register (Low Byte)	\$oc				R/	w			•
Ostpot Company (1997)					\$	FF			
Input Capture Register (High Byte)	\$0D					R			
		<u> </u>		·		00			
Input Capture Register (Low Byte)	\$0E			-		R			
		R	R/W	Not Used	R/W	R/W	1	Not Use	d
Port 3 Control and Status Register	\$0F*2	0	0	1	0	0	1	1	1
		+	l	used		w	w	w	l w
Rate and Mode Control Register	\$10	1	1	1	1	0	0	0	0
T		R	R	R	R/W	R/W	R/W	R/W	R/W
Transmit/Receive Control and Status Register	\$11	0	0	1	0	0	0	0	0
Receive Data Register	\$12		·			R 00			
		 				W			
Transmit Data Register	\$13					00			
RAM Control Register	\$14	R/W	R/W			, 	Used		7
_		• 7	1	1	1	1	1	1	1
Reserved	\$15~\$1F	ļ							

External address in mode 0, 1, 2, 6. Cannot be accessed in mode 5.


^{*1} External address in mode 1.
*2 External address in mode 0, 1, 2, 6. Cannot be access
*3 External address in mode 0, 1, 2.
*4 R: Read only, W: Write only, R/W: Read and write. When the CPU reads these addresses, the data on I/O pins, not the contents of data registers, are read into the CPU. (Regarding Port 3, refer to "I/O Port 3" section for detail.)

Refer to "MODE SELECTION" section.
Refer to "Standby Mode" section.



(to be continued)

Figure 19 HD63701V0 Memory Maps



(to be continued)

Figure 19 HD63701VO Memory Maps




Figure 19 HD63701V0 Memory Maps

■ PROGRAMMABLE TIMER

The HD63701V0 contains 16-bit programmable timer which may be used to make measurement of input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

- an 8-bit control and status register
- a 16-bit free running counter
- * a 16-bit output compare register, and
- * a 16-bit input capture register
- A block diagram of the timer is shown in Figure 20.




Figure 20 Programmable Timer Block Diagram

Free Running Counter (\$0009:\$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.


When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 21.

To write to the counter may disturb serial operations, so it should be inhibited during using the SCI in internal clock mode.



(SAF3 written to the counter) Figure 21 Counter Write Timing

• Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset.

The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

• Input Capture Register (\$000D:\$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.


• Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5bit may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRQ2). If the 1-bit in Condition Code Register has been cleared, a priority vectored address occurs correspondinging to each flag. A description of each bit is as follows.

Timer Control/Status Register



- OLVL (Output Level); When a match is found in the Bit 0 value between the counter and the output compare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.
- IEDG (Input Edge); This bit control which transition of Bit 1 an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be cleared in advance of using this function.

When IEDG = 0, trigger takes place on a negative edge ("High" to "Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low" to "High" transition).

- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- EOCI (Enable Output Compare Interrupt); When set, Bit 3 this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is

inhibited.

- EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- TOF (Timer Over Flow Flag); This read-only bit is set at Bit 5 the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by an CPU read of the counter (\$0009).
- OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by an CPU write to the output compare register (\$000B or \$000C).
- ICF (Input Capture Flag); The read-only bit is set by a Bit 7 proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by an CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD63701V0 contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both the transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MCU neglect the remainder of the message. Thus the non-selected MCU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MCU is reenabled or ("wake-up") by the next message.

Programmable Options

The HD63701V0 has the following programmable features.

- data format; standard mark/space (NRZ)
- clock source; external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- wake-up feature; enabled or disabled
- * interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port 2 bit 2
- * Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:

- an 8-bit control/status register
- a 4-bit rate/mode control register (write-only)
- an 8-bit read-only receive data register
- an 8-bit write-only transmit data register


Besides these 4 registers, SCI utilizes Port 2 bit 3 (input) and bit

4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register are explained below.

Transmit/Receive Control Status Register



- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.
- TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data.

If this bit is cleared, the transmitter is disabled and SCI affects nothing on Port 2 bit 4.


(Transmit Interrupt Enable); When this bit is set,

Bit 2 TDRE (bit 5) causes an IRQ2 interrupt. When cleared TDRE interrupt is masked.

- (Receive Enable); When set, Port 2 bit 3 can be Bit 3 RE used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- RIE (Receive Interrupt Enable); When this bit is set, Bit 4 RDRF (bit 7) or ORFE (bit 6) cause an IRQ2 interrupt. When cleared, this interrupt is masked.
- TDRE (Transmit Data Register Empty); When the Bit 5 data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1" Framing Error occurs when the bit counter is not synchronized with the boundary of the byte in the receiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by Reset.

When overrun error occurs, the received data is not transferred to the RDR, but when framing error occurs, it is transferred.

(Receive Data Register Full); This bit is set by Bit 7 RDRF hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by Reset.



Transfer Rate / Mode Control Register

Table 6 SCI Bit Times and Transfer Rates

		XTAL	2,4576 MHz	4.0 MHz	4.9152MHz
SS1 :	SS0	E	614.4 kHz	1.0 MHz	1.2288MHz
0	0	E ÷ 16	26 µs/38,400 Baud	16 μs/62,500 Baud	13 µs/76,800Baud
0	1	E ÷ 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104.2µs/ 9,600 Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3µs/ 1,200Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3,333ms/ 300Baud

Table 7 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	_	-	_	_	_
0	1	NRZ	Internal	Not Used ***	••	••
1	0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	••	••

Clock output is available regardless of values for bits RE and TE.

650

^{**} Bit 3 is used for serial input if RE = "1" in TRCS.

Bit 4 is used for serial output if TE = "1" in TRCS,

^{***} This pin can be used as I/O port.

Transfer rate/Mode Control Register (RMCR)

- data format * clock source Baud rate
- * Port 2 bit 2 feature

It is 4-bit write-only register, cleared by Reset. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SS0 Bit 1 SS1

Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 6 lists the available Baud Rates.

Bit 2 CC0

Clock Control/Format Select Bit 3 CC9

They control the data format and the clock select logic. Table 7 defines the bit field.

Internal Generated Clock

If the user wish to use externally an internal clock of the SCI, the following requirements should be noted.

- CC1, CC0 must be set to "10".
- * The maximum clock rate must be E/16.
- * The clock rate is equal to the bit rate.
- * The values of RE and TE have no effect.

Externally Generated Clock

If the user wish to supply an external clock to the SCI, the following requirements should be noted.

- The CC1, CC0 must be set to "11" (See Table 7).
- * The external clock must be set to 8 times of the desired baud
- * The maximum external clock frequency is E/2 clock.

Serial Operations

The SCI hardware must be initialized by the software before operation. The sequence will be normally as follows.

- Writing the desired operation control bits of the Rate and Mode Control Register.
- Writing the desired operation control bits of the TRCS register.

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

Transmit Operation

Data transmission is enabled by the TE bit in the TRCS register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After Reset, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists.

- (1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states.
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and inally the top bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time. TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

Receive Operation

The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

■ RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.

RAM Control Register

	7	6	5	4	3	2	1	0	
\$0014	STBY PW#	RAME	x	x	x	×	×	х	

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used. Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM, RAM Enable bit is set on the positive edge of RES and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit can be read or written by the user program. It is cleared when the V_{CC} voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD63701V0 has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes:

- CPU programming model (See Fig. 23)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 8)
- New instructions
- Index register and stack manipulation instructions (See Table
- * Jump and branch instructions (See Table 10)
- Condition code register manipulation instructions (See Table
- Op-code map (See Table 12)
- Cycle-by-Cycle Operation (See Table 13)

• CPU Programming Model

The programming model for the HD63701V0 is shown in Figure 23. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of

A and B is changed with executing operation of an accumulator D.




Figure 23 CPU Programming Model

CPU Addressing Modes

The HD63701V0 has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 8 to 12). When the clock frequency is 4 MHz, the machine cycles will be microseconds.

Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc. are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 Bytes in the machine locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three-byte.

Extended Addressing

In this mode, the second byte indicates the upper 8 bits addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.

Table 8 Accumulator, Memory Manipulation Instructions

							Add	iress	ng l	Mod	29							٦		dit: Reg			30
Operations	Mnemonic	IMI	MEI	D .	DIF	IEC	т	IN	DE	K	EX	ren	D	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	1
	ı	OP	~	*	OP	~	*	OP	~		OΡ	~		OP	~			H	i	N	z	v	1
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3				A+M-A	1	•	1	;	1	Ţ
	ADDB	CB	2	2	08	3	2	EB	4	2	FB	4	3				B + M → B	1	•	1	1	1	1
Add Double	ADDD	C3	3	3	03	4	2	E3	5	2	F3	5	3				A:B+M:M+1-A:B	•	•	1	:	1	1
Add Accumulators	ABA	T												18	1	-	A+8-A	1	٠	1	1	1	I
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	89	4	3				A + M + C - A	1	٠	:	1	1	\mathbf{I}
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C - B	1	•	1	1	1	Ţ
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3				A·M → A	•	•	1	1	R	Ī
	ANDS	C4	2	2	D4	3	2	€4	4	2	F4	4	3				B·M → B	•	•	1	1	A	Ţ
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B 5	4	3				A·M	•	•	ī	1	A	ıŢ,
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3		T	T	8·M	•	•	1	1	R	1
Clear	CLR	+	Ť	Ť	-	Ť	<u> </u>	6F	5	2	76	5	3		T	 	00 → M	•	•	R	s	R	1
	CLRA	1-	†	 	_	\vdash	\vdash	-	Ť	\vdash	-			4F	1	1	00 - A	•	•	R	s	R	ı,
	CLRB	1	t	\vdash	 	Н	\vdash	<u> </u>	Τ	\vdash	 -	\Box	Г	5F	1	1	00 → B	•	•	R	s	A	1
Compare	CMPA	81	2	2	91	3	2	AI	4	2	81	4	3	\vdash	Ė	Г	A - M	•	•	1	1	1	-
	CMPB	C1	12	2	01	3	2	E1	4	2	F1	4	3	\Box	Г	T	8 - M	•	•	1	1	1	-
Compare Accumulators	CEA		Ť	<u> </u>		Ť	Ť		┢	-	-	T	-	11	1	,	A - B	•	•	1	1	:	1
Complément, l's	сом		Т	\vdash			t	63	6	2	73	6	3				M M	•	•	1	1	R	1
	COMA	†	1		1		t	†	_			1		43	1	1	A-A	•	•	1	1	R	1
	COMB	1	1	1	\vdash	\vdash			_			Г		53	1	1	B→B	•	•	1	1	A	1
Complement, 2's	NEG	†—	✝	 		 	1	60	6	2	70	6	3	<u> </u>	1	T	00 - M - M	•	•	1	1	Ġ	7
(Negate)	NEGA	†	1	1	T	✝	1		<u> </u>		 -	Ι-		40	1	1	00 - A - A	•	•	1	1	ā	i i
	NEGB	1	✝	1			1			 		1		50	1	1	00 - B → B	•	•	1	1	'n	ij.
Decimal Adjust, A	DAA		T	<u> </u>		Ī								19	2	,	Converts binary add of BCD characters into BCD format	•	•	:	2	١,	Ç
Decrement	D€C	1	1	1-		\vdash		6A	6	2	7A	6	3	<u> </u>			M - 1 → M	•	•	1	1	Ø	0
	DECA	†-	+	†-		1		t	✝	┪	t		T	48	1	1	A - 1 → A	•	•	1	1	(4	9
	DECB	1	+	1	†	Н	1	 	┪	1	_	1		5A	1	1	B - 1 → B	•	•	1	1	(4	0
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3	t	Ħ	t	A 🕙 M A	•	•	1	1	R	1
CACIOSITO OTT	EORB	CB	2	-	D8	3	2	EB	4	2	F8	4	3	1	╁	⊢	B → M→ 8	•	•	1	1	R	1
Increment	INC	+=	+	╘	1	-	+	6C	6	2	7C	6	3	+	-	-	M + 1 → M	•	•	1	1	G	,
Inc. an and	INCA	+	+-	+-	\vdash		+	1	۲	1-	! •	Ť	۴	4C	1	1	A+1 - A	•	•	1	1	Ġ	_
	INCB	+	╁	╁╌	+-	╁	╁	 	╁	\vdash	┢╌	╁	✝	5C	1	1	B + 1 → B	•		1	1	ß	-
Load	LDAA	86	12	2	96	3	2	A6	4	2	В6	1	3	100	†÷	 	M - A	+-	•	1	1	Ř	_
Accumulator	LDAB	C6	2	2	D6	3	12	E6	4	2	F6	4	3	†	t	╁	M → B			1	-	+	-
Load Double Accumulator	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3		\vdash	H	M + 1 → B, M → A	•	•	1	1	F	,
Multiply Unsigned	MUL	 	T	†-	T	T	T		t	1		t	†	30	7	1	A × B → A : B	•	•	•	•	١.	• (
OR, Inclusive	ORAA	8A	12	2	94	3	2	AA	4	2	ВА	4	3	t	1	1	A+M → A	•	•	1	1	F	
	ORAB	CA	-	٠	DA		2	EA	4	2	FA	4	3		1	\vdash	B + M → B	•	•	1	1:	F	1
Push Date	PSHA	+	Ť	✝⁻	+	Ť	Ť	1	+-	+	+-	t	+	36	4	1	A - Map, SP - 1 - SP	•	╆	•	┪•	١.	,†
	PSHB	+-	+	+-	+	+-	T	\vdash	T	+	1	1	t	37	4	1	B → Msp, SP - 1 → SP	•	١.	•	١.	†•	•†
Pull Date	PULA	+-	+	+	+-	+	+	†	Ť	†	T		T	32	3	1	SP + 1 → SP, Map → A	•	١.	•	١.	١.	•†
	PULB	1	t	T	†	T	+	+	†	t	†	†	 	33	3	1	SP + 1 → SP, Map → B	+-	١.	1.	+-	-	•†
Rotate Left	ROL	1	t	T	†	T	†	69	6	2	79	6	3	1	1	Ť		•	•	1	1	a	ot
· · · · · · · · · · · · · · · · · · ·	ROLA	+	+	+	+-	+-	+	1 3	ť	✝⁻	+	+-	╁	49	1	1	*) -C			1		_	Ď
	ROLB	+	╁	╁╴	\vdash	╁	+	\vdash	+	╁	+	+	+	59	+	1	Tall and the state of the state			+	_	1.	<u></u>
Rotate Right	ROR	+-	+	+-	-	+	+	66	6	2	76	6	3	+	+-	Ť	† 	1.		╁			o l
LIGHT TIMES	RORA	+-	+-	+-	+	†-	+	+~	۲	t	† "	+-	۲	46	1	1	1 1 0 - CO -	•	-	┵	_	`	ť
						1															ı, *	1 "	-

Note) Condition Code Register will be explained in Note of Table 11.

(to be continued)

Table 8 Accumulator, Memory Manipulation Instructions

						4	١dd	rassi	ng N	lod	**							C			n C ster		•
Operations	Mnemonic	IMI	MED	<u>, </u>	DIR	EC.	r	IN	DEX	П	EXT	EN	0	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	-	*	OP	-	*	ОP	~	*	OP	~	*	ОР	~			н	1	×		٧	~
Shift Left	ASL							68	6	2	78	6	3				W ₁	•	•	1		0	Ŀ
Arithmetic	ASLA		1											48	1	1	v o-mmmo⊸	•	•	1		0	L
	ASLB		1				-							58	1	1	8 1 0 57	•	•	-	:	0	Ľ
Double Shift Left, Arithmetic	ASLD													05	1	1	C- A7 A8 87 86	•	•	ı		•	1
Shift Right	ASR	1		Г	_			67	6	2	77	6	3				M)	•	•	:		©	1
Arithmetic	ASRA	1	1	T			Γ	Π	Γ					47	1	1] •} -@	•	•	1		0	٠.
	ASRB	1	†	t	\Box	T	Γ	1						57	1	1		•	•	1	+	©	٠
Shift Right	LSR	1	T	Τ	1			64	6	2	74	6	3			L	M1	•	ŀ	R	1	<u>@</u>	ļ
Logical	LSRA		1			Ī		Ī	Τ	Γ		Π	Γ	44	1	1] ^ 0-[]]]]	•	•	R	1	⑥	
	LSRB	1-	1	T	1	1	T	1		Ī				54	1	1]•'	•	•	R	1	6	1
Double Shift Right Logical	LSRD													04	1	١	0-A7 A0 87 80 C	•	•	R	:	6	ļ
Store	STAA	1-	\top	†	97	3	2	A7	4	2	87	4	3	Ι			A → M		•	1	1:	R	4
Accumulator	STAB	-	T	1	D7	3	2	E7	4	2	F7	4	3		Γ	Γ	B → M	•	1.	1	1	R	╛
Store Double Accumulator	STD		T		00	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	:	1	╁	4
Subtrect	SUBA	ВО	2	2	90	3	2	A0	4	2	ВО	4	3	<u> </u>	L		A - M - A	•	┿-	1:	1:	-	4
	SUBB	a	2	2	DO	3	2	ΕO	4	2	FO	4	3	L	L	L	B - M → B		٠.	Ľ	+	+	+
Double Subtract	SUBD	83	3	3	93	4	2	AJ	5	2	83	5	3	<u> </u>			A:B-M:M+1-A:B	1.	1.	1	1	1	4
Subtract Accumulators	SBA		1											10	1	1		ŀ	╀	1	1	ŀ	4
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	82				_	┵	A - M - C → A	•		1	-	+-	-+
With Carry	SBCB	C2	12	2	02	3	2	E2	4	2	F2	4	3	1	L	\perp	B - M - C → B	•		1	-	-+-	_
Transfer	TAB				Ι	L			1	1	丄.		1	16	1	<u> </u>		 •	-+	1		-	4
Accumulators	TBA			\perp	\perp	1	1	_	\perp	1		┵	4	17	11	ا-		<u> •</u>	-+-	┿	+	-+-	_
Test Zero or	TST	1_	⅃.		\perp	\perp	1	60	4	2	70	1 4	13	+	4	\downarrow	M - 00	•	-	- ∔	+	-	_
Minus	TSTA			1.	Į.	1.	1	1	1	\perp	\perp	1	1	40	+	-+-		<u> •</u>		+	-+	→-	_
	TSTB		\perp		\perp	↓_	\perp	1		\perp	1_	┵	1	50	1	1		_ •	-+-	٠,	+		_
And Immediate	AIM	T	I	\perp	7	6	: [3 6	1 7			\perp	1		┸	1	M·IMM→M	•	•	-+-	-	+	
OR Immediate	OIM			Ι	72	: e	\mathbf{I}	3 6:	2 7	T	3				L	\perp	M+IMM→M	- •	•	+	-+-	+	÷
EOR Immediate	EIM		T	7	7!	5 6	· [:	3 6	5 7	\mathbf{I} :	3	\mathbf{I}	1				M⊕IMM→M		• •	-	-+-	-	R
Tast Immediate	TIM		1	1-	71	3 4		3 6	3 5	. :	3		T		T	Ī	M-IMM	1	• •	۱ ۱	i 1	. 1	R

Note) Condition Code Register will be explained in Note of Table 11.

New Instructions

In addition to the HD6801 Instruction Set, the HD63701V0 has the following new instructions:

 $\textbf{AIM} \dots \dots (M) \cdot (IMM) \to (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $\mathbf{OIM} \dots \dots (\mathbf{M}) + (\mathbf{IMM}) \rightarrow (\mathbf{M})$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM \dots (M) + (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM (M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register.

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

 $XGDX \dots (ACCD) \leftrightarrow (IX)$

Exchanges the contents of double accumulator and the index register.

SLP......The CPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 9 Index Register, Stack Manipulation Instructions

							Ade	iress	ıng	Mod	je s						Boolean/	0			on C		,
Pointer Operations	Mnemonic	iM	MEI	0	DII	REC	T	IN	DE:	(EX.	TEN	D	IMP	LIE	D	Arithmetic Operation	5	•	3	2	1	0
1		OP	~		OP	-	*	OP.	-	*	OP	~	*	OP	~			H	\blacksquare	N	Z	٧	c
Compare Index Reg	CPX	вс	3	3	9C	4	2	AC	5	2	ВC	5	3				X-MM+1	•	•	:	•	1	!
Decrement Index Reg	DEX	1	Γ									Γ.		09	1		X – 1 → X	٠	٠	•	4	٠	•
Decrement Stack Potr	DES		Π			Г					<u> </u>		_	34	1		SP - 1 - SP	•	•	•	•	•	•
Increment Index Reg	INX	Ī		Г			Γ					Ι		08	1	Ľ	X + 1 → X	•	•	٠	1	•	•
Increment Stack Potr	INS			1		Г			Π		\Box			31	1	1	SP + 1 → SP	•	•	•	╚	•	•
Load Index Reg	LDX	CE	3	3	D€	4	2	€€	5	2	FE	5	3			L	$M \rightarrow X_{H_1} (M+1) \rightarrow X_{L_1}$	٠	_	(j)	1. 1	R	•
Load Stack Potr	LD\$	8E	3	3	9E	4	2	ΑE	5	2	B€	5	3	<u> </u>	L		M - SPH. (M+1) - SPL	-	•	~	-	R	-
Store Index Reg	STX	T		Π	DF	4	2	EF	5	2	FF	5	3	L	L_	L	$X_H \rightarrow M, X_L \rightarrow (M+1)$	_	•		:	R	_
Store Stack Potr	STS	T	1	T	9F	4	2	AF	5	2	BF	5	3		L	L	SPH - M, SPL - (M+1)	•	·	<u>(t)</u>	1	R	•
Index Reg - Stack Potr	TXS	1	Ī	П	Π	Π	Π		Γ				L.	35	1	L.	X - 1 → SP	•	•	Ŀ	•	•	Ŀ
Stack Pntr - Index Reg	TSK	1		П	1		Π		Π			Ι_		30	<u>l</u>	1	SP + 1 X	Ĺ	٠	L_	•	•	Ŀ
Add	ABX			Ī	Ι.									ЗА	1	1	8 + X → X	Ľ	·	Ľ.	•	•	Ŀ
Push Data	P5HX	T												3С	5	1	$X_L \rightarrow M_{ap}$, $SP - 1 \rightarrow SP$ $X_H \rightarrow M_{ap}$, $SP - 1 \rightarrow SP$	•	•	•	•	•	•
Pull Date	PULX								T				,	38	4	1	$SP + 1 \rightarrow SP, M_{ap} \rightarrow X_{H}$ $SP + 1 \rightarrow SP, M_{ap} \rightarrow X_{L}$	•	•	•	•	•	ŀ
Exchange	XGDX	1	\top	T	1	T	1	t	T	T	\vdash	1	1	18	2	1	ACCDIX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 11.

Table 10 Jump, Branch Instruction

							Ad	dress	ıng	Mo	des							[one	ditio Pleg			e
Operations	Mnemonic	REL	ΑTI	VΕ	DII	REC	T	IN	DE:	×	EX1	EN	D	IMP	L≀€	D	Branch Test	5	4	3	7	-	0
		OP	~		OP	~	*	OP	~	#	ОP	~	•	ОР	~	#		Н	_	z	Z	>	¢
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BAN	21	3	2													None	•	•	•	•	٠	·
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C • 1	•	•	٠	•	•	٠
Branch If = Zero	BEO	27	3	2									_				Z * 1	•	٠	•	٠	٠	٠
Branch If > Zero	BGE	2C	3	2			Г										N ⊕ V = 0	•	Ŀ	•	•	٠	·
Branch If > Zero	BGT	2€	3	2			Γ										Z + (N (V) + 0	•	•	•	Ŀ	•	•
Branch If Higher	вні	22	3	2			1						Γ				C + Z = 0	•	•	•	ŀ	Ŀ	•
Branch If < Zero	BLE	2F	3	2	П		П	Г		Г			П				Z + IN (V) = 1	•	•	•	•	•	Ŀ
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch II < Zero	BLT	20	3	2	П				Г	Г							N 1 V - 1	•	•	٠	•	•	•
Branch If Minus	BMI	28	3	2	1	_	\vdash		Г				1				N = 1	•	٠	•	•	•	Ŀ
Branch If Not Equal Zero	BNE	26	3	2									Γ				Z • 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2			Γ					_					v-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2			Т	Т	Π		Ţ		Ι.				V - 1	•	·	Ŀ	•	•	ŀ
Brench If Plus	BPL	2A	3	2		Г	T	П		Г	П		Π			Ī.,	N = 0	•	•	•	•	•	•
Branch To Subroutine	8\$R	80	5	2			T		Г	П		Г						1.	•	•	•	•	•
Jump	JMP		1	✝	1	1	†	6E	3	2	7E	3	3		Ι	·	1	•	•	•	•	•	•
Jump To Subroutine	JSR	1	⇈		9D	5	2	AD	5	2	80	6	3	1				•	•	•	•	•	•
No Operation	NOP					Γ	Γ			Г		Γ	T	01	1	1	Advances Prog. Cntr. Only	1	•	ŀ	ŀ	•	•
Return From Interrupt	RTI	1	Т	Τ		Г	Т		Т			T	Τ	38	10	1		T:	_	_ ′	D	_	_
Return From Subroutine	RTS						T						T	39	5	1		•	•	٠	•	•	•
Softwere Interrupt	SWI	1	Τ	Τ	T		1	1	1	Τ		T	T	3F	12	1]	•	S	•	•	•	•
Wait for Interrupt*	WAI	1-	T	Т	Т	Г	T	1	T	T			1	3E	9	1]	•	1	•	•	•	•
Sleep	SLP	\top	1	1	1	\vdash	+-	1	✝	十	T	✝	†	1A	4	1	†	•	•	١.	•	•	T•

Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 11.

Table 11 Condition Code Register Manipulation Instructions

		Addre	ssingh	Aodes		C	ondit	ion C	ode l	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	-	*		Н	1	N	Z	٧	_ c
Clear Carry	CLC	ос	1	1	0 → C	•	•	•	•	•	F
Clear Interrupt Mask	CLI	O€	1	1	0 - 1	•	R	•	•	•	ļ.
Clear Overflow	CLV	OA.	1	1	0 → V	•	•	·	•	R	Ŀ
Set Carry	SEC	GD.	1	1	1 → C	•	•	•	•	•	1:
Set Interrupt Mesk	SEI	OF	1	1	1 → 1	•	s	•	Ŀ	<u> • </u>	1.
Set Overflow	SEV	QB	1	1	1 → V	•	•	<u> •</u>	•	S	⊥•
Accumulator A CCR	TAP	06	1	1	A- CCR			=	16 -		=
CCR → Accumulator A	TPA	07	1	1	CCR - A	•	•	•	•	•	Ŀ

[NOTE 1] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

Test: Result = 10000000?

Test: Result 4 00000000? (Bit C)

Test: BCD Character of high-order byte greater than 9? (Not cleared if previously set) (Bit C)

3 6 Test: Operand = 10000000 prior to execution? (Bit V) Test: Operand = 01111111 prior to execution?

(Bit V) Test: Set equal to NeC=1 after the execution of instructions (Bit V)

Test: Result less than zero? (Bit 15=1) (Bit N)

(All Bit) Load Condition Code Register from Stack. ⑧

Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait (Bit I) (9)

(All Bit) Set according to the contents of Accumulator A.

Result of Multiplication Bit 7=1 of ACCB? (Bit C) **(11)**

[NOTE 2] CLI instructions and interrupt. If interrupt mask-bit is set (I="1") and interrupt is requested ($\overline{IRQ_1}$ = "0" or $\overline{IRQ_2}$ = "0"), and then CLI instruction is executed, the CPU responds as follows.

the next instruction of CLI is one-machine cycle instruction.

Subsequent two instructions are executed before the interrupt is responded.

That is, the next and the next of the next instruction are executed.

the next instruction of CLI is two-machine cycle (or more) instruction.

Only the next instruction is executed and then the CPU jump to the interrupt routine.

Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 12 OP-Code Map

OP						ACC	ACC		EXT	T	ACCA	or SP			ACCE	or X		1
COD	- 1				1	A	8	IND	DIA	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
<u> </u>	_	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111]
ro		0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F	1
0000	0		SBA	BRA	TSX		N	EG					S	UB				⇃
0001	1	NOP	CBA	BRN	INS			_ A	IM				C	MP				┙
0010	2			BHI	PULA			0	M				S	BC				4
0011	3			BLS	PULB		C	OM			SU	BD		<u> </u>	AC	DD		4
0100	4	LSRD		BCC	DES		L	SR						ND				4
0101	5	ASLD		8CS	TXS			E	IM	L				HT.				4
0110	6	TAP	TAB	BNE	PSHA		R	OR		l			L	DA				_
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA			<u> </u>	STA		_
1000		INX	XGDX	BVC	PULX			SL		<u> </u>				OR				
1001	9	DEX	DAA	BVS	ATS		R	OL .		I				DC				
1010	A	CLV	SLP	BPL	ABX		C	EC		1				RA				_
1011	В	SEV	ABA	BMI	RTI				M				A	DD				
1100	С	CLC		BGE	PSHX		I	NC		1	С	PX		L	<u> </u>	DD		_
1101	D	SEC		BLT	MUL		1	ST		BSR	<u></u>	JSA	_		<u> </u>	STD		_
1110	Ē	CLI		BGT	WAI			J	MP	<u> </u>	<u> </u>	DS		↓	<u> </u>	DX		4
1111	F	SEI		BLE	SWI			LR			<u> </u>	STS			<u> </u>	STX	·	4
		0	1	7	3	4	5	6	7		9	A .	В	C	D	E	F	

UNDEFINED OF CODE

Only for instructions of AIM, OIM, EIM, TIM

Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD63701V0 uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD63701V0.

Table 13 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/W status in cycle-by-cycle basis during the execution of each instruction.

Table 13 Cycle-by-Cycle Operation

Address Mode & Cyc		Cycles	cycles Cycle Address Bus		R/W	Data Bus	
		<u> </u>			- 		
MMEDIA		 	····		7	Operand Data	
ADC			1	Op Code Address+1	1 1	Next Op Code	
AND	BIT 2		2	Op Code Address + 2	1 ' 1	Maxt Op Code	
CMP	EOR	2					
LDA	ORA						
SBC	SUB	<u> </u>		On Code Address + 1 1 On		Operand Data (MSB)	
ADDD	CPX		1	Op Code Address + 1		Operand Data (USB)	
LDD	LDS	3	2	Op Code Address + 2	1 1	Next Op Code	
LDX	SUBD		3	Op Code Address+3	 · _	Next Op Code	
DIRECT							
ADC	ADD		1	Op Code Address + 1	1	Address of Operand (LSB)	
AND	BIT	1	2	Address of Operand	1	Operand Data	
CMP	EOR	3	3	Op Code Address + 2	1	Next Op Code	
LDA	ORA	[
SBC	SUB	1	l				
STA			1	Op Code Address + 1	1	Destination Address	
		3	2	Destination Address	0	Accumulator Data	
			3	Op Code Address+2	1	Next Op Code	
ADDD	CPX		1	Op Code Address + 1	1	Address of Operand (LSB)	
LDD	LDS	4	2	Address of Operand	1	Operand Data (MSB)	
LDX	SUBD	-	3	Address of Operand + 1	1	Operand Data (LSB)	
		<u> </u>	4	Op Code Address + 2	1	Next Op Code	
STD	STS		1	Op Code Address + 1	1	Destination Address (LSB)	
STX		4	2	Destination Address	0	Register Data (MSB)	
		1	3	Destination Address+1	0	Register Data (LSB)	
			4	Op Code Address+2	1	Next Op Code	
JSR			1	Op Code Address+1	1	Jump Address (LSB)	
			2	FFFF	1	Restart Address (LSB)	
		5	3	Stack Pointer	0	Return Address (LSB)	
			4	Stack Pointer - 1	0	Return Address (MSB)	
			5	Jump Address	1	First Subroutine Op Code	
TIM			1	Op Code Address+1	1	Immediate Data	
		4	2	Op Code Address+2	1	Address of Operand (LSB)	
			3	Address of Operand	1	Operand Data	
			4	Op Code Address+3	1	Next Op Code	
AIM	ÊIM	İ	1	Op Code Address+1	1	Immediate Data	
OIM			2	Op Code Address+2	1	Address of Operand (LSB)	
		6	3	Address of Operand	1 1	Operand Data	
			4	FFFF	1	Restart Address (LSB)	
			5	Address of Operand	0	New Operand Data	
			6	Op Code Address+3	1	Next Op Code — Continued	

Continued –

Table 13 Cycle-by-Cycle Operation (Continued)

3 4 4	1 2 3 1 2 3 4	Op Code Address + 1 FFFF Jump Address Op Code Address + 1 FFFF IX + Offset Op Code Address + 2 Op Code Address + 1 FFFF IX + Offset Op Code Address + 2	1 1 1 1 1 1 1 1 1 1 0	Offset Restart Address (LSB) First Op Code of Jump Routine Offset Restart Address (LSB) Operand Data Next Op Code Offset Restart Address (LSB)
4	2 3 1 2 3 4	FFFF Jump Address Op Code Address+1 FFFF IX+Offset Op Code Address+2 Op Code Address+1 FFFF IX+Offset Op Code Address+1	1 1 1 1 1 1 1	Restart Address (LSB) First Op Code of Jump Routin Offset Restart Address (LSB) Operand Data Next Op Code Offset Restart Address (LSB)
4	3 1 2 3 4 1 2 3 4	Jump Address Op Code Address + 1 FFFF IX+Offset Op Code Address + 2 Op Code Address + 1 FFFF IX+Offset Op Code Address + 2	1 1 1 1 1 1	First Op Code of Jump Routine Offset Restart Address (LSB) Operand Data Next Op Code Offset Restart Address (LSB)
4	1 2 3 4 1 2 3 4	Op Code Address + 1 FFFF IX+Offset Op Code Address + 2 Op Code Address + 1 FFFF IX+Offset Op Code Address + 2	1 1 1 1	Offset Restart Address (LSB) Operand Data Next Op Code Offset Restart Address (LSB)
4	2 3 4 1 2 3 4	FFFF IX+Offset Op Code Address+2 Op Code Address+1 FFFF IX+Offset Op Code Address+2	1 1 1	Restart Address (LSB) Operand Data Next Op Code Offset Restart Address (LSB)
4	1 2 3 4	IX+Offset Op Code Address+2 Op Code Address+1 FFFF IX+Offset Op Code Address+2	1 1 1	Operand Data Next Op Code Offset Restart Address (LSB)
4	1 2 3 4	Op Code Address + 1 FFFF IX + Offset Op Code Address + 2	1 1 1	Next Op Code Offset Restart Address (LSB)
4	1 2 3 4	Op Code Address + 1 FFFF IX + Offset Op Code Address + 2	1 1	Offset Restart Address (LSB)
	2 3 4	FFFF IX+Offset Op Code Address+2	1	Restart Address (LSB)
	2 3 4	FFFF IX+Offset Op Code Address+2	1	Restart Address (LSB)
	2 3 4	FFFF IX+Offset Op Code Address+2	1	Restart Address (LSB)
	3 4 1	IX+Offset Op Code Address+2	1	l
	1	Op Code Address + 2	0	
5	1		1	Accumulator Data
5			1	Next Op Code
5	2	Op Code Address + 1	1	Offset
5		FFFF	1	Restart Address (LSB)
	3	IX+Offset	1	Operand Data (MSB)
	4	IX+Offset+1	1	Operand Data (LSB)
	5	Op Code Address+2	1	Next Op Code
1	1	Op Code Address + 1	1	Offset
	2	FFFF	1	Restart Address (LSB)
5	3	IX+Offset	0	Register Data (MSB)
	4	IX+Offset+1	0	Register Data (LSB)
	5	Op Code Address + 2	1	Next Op Code
	1	Op Code Address+1	1	Offset
	2	FFFF	1	Restart Address (LSB)
5	3	Stack Pointer	0	Return Address (LSB)
Ì	4	Stack Pointer – 1	0	Return Address (MSB)
				First Subroutine Op Code
	(1 '	1 '	Offset
	1 -	1 ''''	1 -	Restart Address (LSB)
6	_		1 -	Operand Data
	1 .	1	1 '	Restart Address (LSB)
	4	1		New Operand Data
_[Next Op Code
	1 '	1 '	_	Immediate Data
l _		1 '	1 -	Offset
5	1	1		Restart Address (LSB)
	1	1	1 .	Operand Data
	 		- j	Next Op Code
		l -	ı	Offset
_	ŧ		1	Restart Address (LSB)
5			1 -	Operand Data
	L	1	1	00 Nove On Code
				Next Op Code
			-	Immediate Data
		1 '		Offset
_		l,	1	Restart Address (LSB)
7		1 ***		Operand Data
		ľ		Restart Address (LSB)
				New Operand Data Next Op Code
	5	5 6 1 2 3 4 5 1 2 3 4 5 6 6	1	1

Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Y I AUGIESS OUS I		Data Bus	
EXTEND						
JMP	T	1	Op Code Address+1	1	Jump Address (MSB)	
	3	2	Op Code Address + 2	1	Jump Address (LSB)	
		3	Jump Address	1	Next Op Code	
ADC ADD TST		1	Op Code Address + 1	1	Address of Operand (MSB	
AND BIT		2	Op Code Address+2	1	Address of Operand (LSB)	
CMP EOR	4	3	Address of Operand	1	Operand Data	
LDA ORA	İ	4	Op Code Address + 3	1	Next Op Code	
SBC SUB			•			
STA		1	Op Code Address + 1	1	Destination Address (MSB	
		2	Op Code Address+2	1	Destination Address (LSB)	
	4	3	Destination Address	0	Accumulator Data	
		4	Op Code Address+3	1 1	Next Op Code	
ADDD	1	1	Op Code Address+1	1 1	Address of Operand (MSE	
CPX LDD		2	Op Code Address+2	1	Address of Operand (LSB)	
LDS LDX	5	3	Address of Operand	1	Operand Data (MSB)	
SUBD		4	Address of Operand + 1	1	Operand Data (LSB)	
•		5	Op Code Address+3	1	Next Op Code	
STD STS		1	Op Code Address+1	1	Destination Address (MS8	
STX		2	Op Code Address + 2	1	Destination Address (LSB)	
	5	3	Destination Address	0	Register Data (MSB)	
		4	Destination Address + 1	0	Register Data (LSB)	
		5	Op Code Address+3	1	Next Op Code	
JSR	 	1	Op Code Address + 1	1	Jump Address (MSB)	
		2	Op Code Address+2	1	Jump Address (LSB)	
		3	FFFF	1	Restart Address (LSB)	
	6	4	Stack Pointer	1 0	Return Address (LSB)	
		5	Stack Pointer - 1	0	Return Address (MSB)	
		6	Jump Address	1	First Subroutine Op Code	
ASL ASR		1	Op Code Address + 1	1	Address of Operand (MSE	
COM DEC		2	Op Code Address + 2	1	Address of Operand (LSB	
INC LSR		3	Address of Operand	1	Operand Data	
NEG ROL	6	4	FFFF	1	Restart Address (LSB)	
ROR		5	Address of Operand	0	New Operand Data	
- · ·		6	Op Code Address+3	1	Next Op Code	
CLR	 	1	Op Code Address+1	1	Address of Operand (MSE	
		2	Op Code Address+2	1	Address of Operand (LSB	
	5	3	Address of Operand	1	Operand Data	
	-	4	Address of Operand	0	00	
	1	5	Op Code Address+3	1	Next Op Code	

Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	Data Bus	
IMPLIED			•				
	BX	1	1	Op Code Address + 1	1	Next Op Code	
	SLD						
	ВА						
CLC CI							
	LV						
	EC						
	EX						
	IS	i					
	SR	1 1					
	OL .	1			ļ		
	OP	1					
	EC		1		1		
	EV		}				
	AP						
	PA		1				
	SX		1		ł		
TXS	J A	1	į		1		
	GDX		1	Op Code Address+1	1	Next Op Code	
D00 /	UUA	2	2	FFFF	1 1	Restart Address (LSB)	
PULA P	PULB	 	1	Op Code Address + 1	-1	Next Op Code	
FULA I	OLB	3	2	FFFF	i	Restart Address (LSB)	
		3	3	Stack Pointer + 1	1	Data from Stack	
PSHA P	SHB		1	Op Code Address + 1	 	Next Op Code	
PSHA P	SUD		2	FFFF	li	Restart Address (LSB)	
		4	3	Stack Pointer	ò	Accumulator Data	
		İ	4	Op Code Address+1	1	Next Op Code	
PULX			1	Op Code Address + 1	 - -	Next Op Code	
PULX		1	2	FFFF	i	Restart Address (LSB)	
		4	3	Stack Pointer + 1	li	Data from Stack (MSB)	
		1	4	Stack Pointer + 2	;	Data from Stack (LSB)	
PSHX			1	Op Code Address+1	- 	Next Op Code	
FSHA			2	FFFF		Restart Address (LSB)	
		5	3	Stack Pointer	6	Index Register (LSB)	
		,	4	Stack Pointer - 1	١٥	Index Register (MSB)	
			5	Op Code Address+1	l ĭ	Next Op Code	
RTS		+	1	Op Code Address + 1		Next Op Code	
H13			2	FFFF	;	Restart Address (LSB)	
		5	3	Stack Pointer + 1	1	Return Address (MSB)	
		9	4	Stack Pointer + 2	1	Return Address (LSB)	
			5	Return Address	1	First Op Code of Return Routin	
- KAT III		_		Op Code Address + 1	- - -	Next Op Code	
MUL			1 2	FFFF	1	Restart Address (LSB)	
			1			Restart Address (LSB)	
		-	3	FFFF		Restart Address (LSB)	
		7	4	FFFF	;	Restart Address (LSB)	
			5	FFFF			
		1	6	FFFF	1	Restart Address (LSB)	
		. 1	7	FFFF	1	Restart Address (LSB)	

Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus	
WAI WAI	1	1	Op Code Address + 1	1	Next Op Code	
WAI		2	FFFF	;	Restart Address (LSB)	
	1	3	Stack Pointer		Return Address (LSB)	
		4	Stack Pointer - 1	ő	Return Address (MSB)	
	9	5	Stack Pointer - 2	0	Index Register (LSB)	
	"	6	Stack Pointer - 3	Ö	Index Register (MSB)	
		7	Stack Pointer - 4	ŏ	Accumulator A	
		8	Stack Pointer - 5	0	Accumulator B	
	i	9	Stack Pointer - 6	0	Conditional Code Register	
- OT-		1	Op Code Address + 1	1	Next Op Code	
RTI		2	FFFF	;	Restart Address (LSB)	
		3	Stack Pointer + 1	l i	Conditional Code Register	
		4	Stack Pointer + 2	li	Accumulator B	
		5	Stack Pointer + 3	i	Accumulator A	
	10	6	Stack Pointer + 4	1	Index Register (MSB)	
		1 7	Stack Pointer + 5	li	Index Register (LSB)	
		8	Stack Pointer + 6	l i	Return Address (MSB)	
		9	Stack Pointer + 7	;	Return Address (LSB)	
		10	Return Address	1 1	First Op Code of Return Routing	
SWI		1	Op Code Address + 1	1 1	Next Op Code	
3111		2	FFFF	1	Restart Address (LSB)	
		3	Stack Pointer	0	Return Address (LSB)	
		4	Stack Pointer - 1	Ŏ	Return Address (MSB)	
		5	Stack Pointer - 2	ŏ	Index Register (LSB)	
		6	Stack Pointer – 3	l ŏ	Index Register (MSB)	
	12	7	Stack Pointer - 4	١٥	Accumulator A	
		l á	Stack Pointer - 5	Ö	Accumulator B	
		9	Stack Pointer - 6	0	Conditional Code Register	
		10	Vector Address FFFA	1	Address of SWI Routine (MSB)	
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)	
		12	Address of SWI Routine	1	First Op Code of SWI Routine	
SLP		1-17	Op Code Address+1	1	Next Op Code	
OL.		2	FFFF	1	Restart Address (LSB)	
		Ī	FFFF		High Impedance-Non MPX Mo	
					Address Bus -MPX Mode	
	4	Sleep				
		3	FFFF		Restart Address (LSB)	
		4	Op Code Address+1		Next Op Code	

Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Constructions		Cycles	Cycle #	Address Bus	R/W	Data Bus
RELATIV	/E					· · · · · · · · · · · · · · · · · · ·
BCC	BCS		1	Op Code Address + 1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	вні	i	3 Br	Branch AddressTest="1"	` .	First Op Code of Branch Rout
BLE	BLS		3	Op Code Address + 1 ··· Test = "0"	'	Next Op Code
BLT	BMT					
BNE	BPL		1			
BRA	BRN]	
BVC	BVS					
BSR			1	Op Code Address + 1	1	Offset
		1	2	FFFF] 1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer - 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

■ LOW POWER CONSUMPTION MODE

The HD63701V0 has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MCU is brought to the sleep mode. In the sleep mode, the CPU sleeps (the CPU clock becomes inactive), but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the CPU. Fig. 24 shows the timing chart of sleep instruction.

This sleep mode is available to reduce an average power consumption in the applications of the HD63701V0 which may not be always running.

The conditions of clock pins, input pins and E clock pin are the

same as those of operation. Refer to Table 15 for the other pin conditions.


Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD63701V0 become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD-63701V0.

In the standby mode, if the HD63701V0 is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the MCU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the Standby bit, and then goes into the standby mode. If the Standby bit keeps set on reset start, it means that the power has been kept during standby mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 25.

In this mode, \overline{RES} , \overline{NMI} , \overline{IRQ} pins are not active, XTAL is in "1" output and all the other pins are in high impedance. When external clock is used the input level to EXTAL should be "High" (= V_{CC} is desirable) to reduce the standby current. If EXTAL is "Low" the standby current is increased by approximately 5 μ A.






Figure 24 Sleep Instruction Timing Chart




Figure 25 Standby Mode Timing

■ ERROR PROCESSING

When the HD63701V0 fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD63701V0 will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is

the highest).

Address Error

When an instruction is fetched from other than a resident EP-ROM, RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error cannot be detected.

The addresses which cause address error in particular mode are shown in Table 14.

Table 14 Address Error

Mode	0	1	2	5	6	7
	\$0000	\$0000	\$0000	\$0000	\$0000	\$0000
	} ≀	. ≀	1	}	l ≀	≀
Address	\$0001F	\$001F	\$001F	\$003F	\$001F	\$003F
			ļ	\$0200		\$0100
			ļ	l i		. ≀
			1	\$EFFF	[\$EFFF

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

System Flow chart of HD63701V0 is shown in Fig. 26.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 27.

Figures 28, 29, 30 and 31 shows a system configuration.




Figure 26 HD63701V0 System Flow Chart




Figure 27 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset




Figure 28 HD63701V0 MCU Single-Chip Dual Processor Configuration

665




Figure 29 HD63701V0 MCU Expanded Non-Multiplexed Mode (Mode 5)




Figure 30 HD63701V0 MCU Expanded Multiplexed Mode




Figure 31 HD63701V0 MCU Expanded Non-Multiplexed Mode (Mode 1)

PRECAUTION TO THE BOARD DESIGN OF OSCILLATION CIRCUIT

There is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C_L must be put as near the HD63701V0 as possible and insert bypass capacitor between V_{CC} line and GND for V_{CC} stabilization to minimize the start up time.




Figure 32 Precaution to the board design of oscillation circuit

Table 15 Pin Condition in Sleep Mode

Pin	Mode	a	1	2	5	6	7
	Function	I/O Port	Lower Address Bus	I/O Port	+	-	+
Port 1 P ₁₀ ~P ₁₇	Condition	Keep the condition just before sleep	Output "1"	Keep the condition just before sleep	+	+	+
	Function	I/O Port	-	+	+	-	-
Port 2 P ₃₀ ~P ₂₄	Condition	Keep the condition just before sleep	•-	-	+	+	←
Port 3 P _{3 0} ~P ₃₁	Function	E: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	I/O Port
	Condition	Ē: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	Keep the condition just before sleep
	Function	Upper Address	+	+	Lower Address Bus or Input Port	Upper Address Bus or Input Port	I/O Port
Port 3 P ₃₆ ~P ₃₇ Port 4 P ₄₀ ~P ₄₇	Condition	Output "1"	4-	-	Address Bus: Out- put "1" Port: Keep the con- dition just before sleep	-	Keep the condition just before sleep
	6C ₂	Output "1" (Read Condition)	-	-	+	+	Output "1"
	GC 1	Output Address Strobe	-	+	Output "1"	Output Address Strobe	Input Pin

Table 16 Pin Condition during RESET

mode	0, 2, 6	1	5	7
Port 1 P ₁₀ ~ P ₁₇	high impedance (input)	-		-
Port 2 P ₂₀ ~ P ₂₄	high impedance (input)	4	4	-
Port 3 P ₃₀ ~ P ₃₇	E: "1" output E: high impedance	high impedance	-	4
Port 4 P ₄₀ ~ P ₄₇	high impedance (input)		4	
SC2 (R/₩)	"1" output (Read)		4	- "1" output
SC1 (AS)	E: "1" output E: "0" output	-	"1" output	high impedance (input)

■ PROGRAMMING THE HD63701V0 EPROM

To program the on chip EPROM, it is necessary to operate the HD63701V0 in EPROM mode. The HD63701V0 becomes EPROM mode by setting $\overline{\text{STBY}} = \text{Low}$, $P_{20} = \text{High}$, $P_{21} = \text{High}$, $P_{22} = \text{Low}$, $\overline{\text{NMI}} = \text{Low}$, EXTAL = High and XTAL = Low, as shown in Fig. 33 and Fig. 34.

In EPROM mode, the on chip EPROM can be programmed by the same procedure as that of 27C256 or 27256. So it can be programmed by EPROM writer for 27C256 or 27256.

The memory map of EPROM mode is shown in Fig. 35. This mode has 32k byte address space (\$0000 to \$7FFF), and internal EPROM is located at the top (\$0000 to \$0FFF). When using a EPROM writer for 27C256 (27256), the data to be written into the HD63701V0 must be located at \$0000 through \$0FFF on the buffer RAM of EPROM writer.

Write operation to addresses \$1000 through \$7FFF does not affect the HD63701V0, and read data from these addresses are always

Program/Verify

The HD63701V0 EPROM can utilizes the high-performance programming method. This method achieves faster programming time without any voltage stress to the device nor deterioration in reliability of programming data. The basic flow chart and timing diagram are shown in Fig. 36 and Fig. 37.




Figure 33 HD63701V0 EPROM Mode Pin Assignment




Figure 34 EPROM Mode




Figure 35 EPROM Mode Memory Map




Figure 36 High Performance Programming Flowchart

Table 17 Mode Select

Pi	n CE	ŌĒ	V _{PP}	V _{CC}	Output
Read	L	L.	V _{cc}	Vcc	D _{out}
Output Disable	L	Н	Vcc	V _{cc}	High Z
High Performance Program	L	Н	V _{PP}	Vcc	D _{in}
Verify	н	L	V _{PP}	V _{cc}	D _{out}
Program Inhibit	Н	Н	V _{PP}	Vcc	High Z

■ PROGRAMMING ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 6.0 V \pm 0.25 V$, $V_{PP} = 12.5 V \pm 0.3 V$, $V_{SS} = 0 V$, $T_{a} = 25 ^{\circ} C \pm 5 ^{\circ} C$ unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	C ₀ ~C ₇ , A ₀ ~A ₁₁ , OE, CE	V _{tH}		2.2	_	V _{cc} +0.3	٧
Input "Low" Voltage	C ₀ ~C ₇ , A ₀ ~A ₁₁ , OE, CE	V _{IL}		-0.3		0.8	٧
Output "High" Voltage	00~07	VoH	$I_{OH} = -200 \mu A$	2.4	_	_	٧
Output "Low" Voltage	00~07	Vol	l _{OL} == 1.6mA	_	-	.45	V
Input Leakage Current	O ₀ ~O ₇ , A ₀ ~A ₁₁ , OE, CE	lu lu	$V_{IN} = 5.25 V/0.5 V$	-		2	μΑ
V _{CC} Current		lcc		_	-	30	mA
V _{PP} Current		Ipp		_	_	30	mA

• AC CHARACTERISTICS ($V_{CC} = 6.0V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, $V_{88} = 0V$, $Ta = 25^{\circ}C \pm 5^{\circ}C$ unless otherwise noted.)

Item	Symbol	Test condition	min	ty	max	Unit
Address Set-up Time	tas		2	_	_	μs
CE Set-up Time	toes		2	_	-	μs
Data Set-up Time	t _{DS}		2	-	_	μs
Address Hold Time	t _{AH}		0		_	μs
Data Hold Time	t _{DH}		2	_	-	μs
Data Output Disable Time	t _{OF}	Fig.37*1	·		130	ns
V _{PP} Set-up Time	t _{VPS}		2	-	_	μs
Program Pulse Width (High Speed Writing)	tpW	7	0.95	1.0	1.05	ms
Program Pulse Width	t _{OPW}		2.85	_	78.75	ms
V _{CC} Set-up Time	t _{vcs}	1	2	_	_	μs
Data Output Delay Time	t _{OE}		0	—	150	ns

^{*1} Input Pulse Level = 0.8~2.2V Input Rise Time/Fall Time ≤ 20ns.

Tuning Reference Level Unput: 1.0V, 2.0V. Output: 0.8V, 2.0V.




Figure 37 EPROM Program/Verify Timing

■ READ OPERATION

• DC CHARACTERISTICS (Ta = 25°C±5°C, V_{CC} = 5V±10%, V_{PP} = V_{CC})

ltem	Symbol	Test Condition	min	typ	max	Unit
Input High Voltage	V _{IH}		2.2	1	V _{cc} +0.3	V
Input Low Voltage	V _{IL}		-0.3	-	0.8	٧
Output High Voltage	V _{OH}	$I_{OH} = -200\mu A$	2.4	-	-	V
Output Low Voltage		ι _{IL} = 1.6mA	_	_	0.5	٧
V _{CC} Current	l _{cc}	CE = V _{IL}	_	-	30	mA
V _{PP} Current	Ipp	$V_{PP} = V_{CC}$	_	_	1.0	mA

• AC CHARACTERISTICS (Ta = $25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{PP} = V_{CC}$)

Item	Symbol	Test Condition		min	typ	Unit
Address to Output Delay	t _{ACC}	$\overline{CE} = \overline{OE} = V_{ii}$			300	ns
CE to Output Delay	t _{CE}	$\overline{OE} = V_{1L}$	1	_	300	ns
OE to Output Delay	t _{OE}	CE = V _{IL}	Fig.38*2	_	120	ns
OE to Output Float	t _{DF}	CE = V _{IL}	1	0	105	ns
Address to Output Hold	t _{OH}	$\overline{CE} = \overline{OE} = V_{IL}$	1	0		ns

^{*2} Input Pulse Level = 0.8~2.2V Input Rise Time/Fall Time ≤ 20ns. Output Load = I_{TTL} Gate + 90pF

Timing Reference Level Input: 1.0V, 2.0V. Output: 0.8V, 2.0V.




Figure 38 EPROM Read Timing

• Erasure

Erasure of HD63701V0 EPROM is performed by exposure to ultraviolet light of 2537Å and all the data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity × exposure time) for erasure is 15W-sec/cm². this condition is attained by exposing a device to an ultraviolet lamp of 1200 μ W/cm² for 20 to 30 minutes. The HD63701V0 should be placed about one inch away from UV lamp tubes.

[Precautions on using EPROM On-chip Single-chip Microcomputer]


 If the MCU is exposed to strong light especially a fluorescent lamp or the sunlight, EPROM data may be crased or the MCU may malfunction by photocurrent. Therefore, after program-

- ming, it is suggested that applications which expose the LSI to ambient light may require an opaque label over the window.
- (2) Do not rub the window with materials like plastics, or do not touch a charged body on the window. Electrostatic charge may adversely affect the functionality of the LSI. A conductive opaque label, suggested above, is effective on distributing charge equally.
- (3) If the glass window is stained, erasure time will be extended. Remove stains from the window with a solvent which has no influence on the package like alcohol. Don't rub the window hard but wipe out softly.

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD63P01M1, AND HD63701V0

Basically, HD6370IV0 is compatible with HD630IV1 but it has several different functions and characteristics. Table 17 shows the difference.

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD63P01M1, AND HD63701V0




■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD63P01M1, AND HD63701V0 (Continued)

	Item	HD6	301V	HD63701V0		
	Port Reset	The DDR of port is reset synt state is undefined from provisoscillation start (max. 20ms). DR MCU DDR Q D I/O reset	ding power supply till	The DDR of port is reset asynchronously with E clock. CPU enters into high impedance state (input state) by bringing RES Low. Reset release and MCU internal reset is performed synchronously with E clock.		
	Standby Mode	STBY signal is latched synch	oronously with E clock.	STBY signal is latched asynchronously with E clock. CPU enters into standby state by bringing STBY low. STBY		
Function	AS (Address	HD63P01M1 E	HD6301V1, HD6303R, HD6303R1	E		
	Strobe)	In Expanded Multiplexed Mode (mode 0, 2, 4 or 6), AS becomes high impedance state for a half E clock cycle during reset. Therefore, I/O Port 3 functions as data bus during reset.	During reset, AS functions normally.	During reset, AS functions normally.		
		HD6301V1, HD6303R, HD6303R1 The SCI receive margin is	HD63P01M1 The SCI receive margin is	The SCI receive margin is shown below. START 1 2 3 4 5 6 7 8 STOP		
		shown below. Bit distortion tolerance $\pm 37.5\%$ $(t-t_0)/t_0$	Bit distortion tolerance ±25% (t-t ₀)/t ₀	Ideal to Waveform To		
	SCI Receive Margin	Character distortion + 3.5% tolerance -2.5% (T-T ₀)/T ₀	Character distortion tolerance ±3.75% (T-T ₀)/T ₀	Real t Waveform T		
				Bit distortion tolerance (t-t ₀)/t ₀ ±37.5% Character distortion tolerance (T-T ₀)/T ₀ ±3.75%		

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD63P01M1, AND HD63701V0 (Continued)

	Item	HDI	6301V	HD63	701V0		<u> </u>	
		HD6301V1, HD6303R, HD6303R1	HD63P01M1	_				
	Supply Voltage	$V_{CC} = 5V \pm 10\%$ $(f = 0.1 \sim 2 \text{ MHz})$ $V_{CC} = 3 \sim 6V$ $(f = 0.1 \sim 0.5 \text{ MHz})$	$V_{CC} = 5V \pm 10\%$ (f = 0.1 ~ 1 MHz)	$V_{CC} = 5V \pm 10\% (f = 0.1 - 1)$	2 MHz			
Function	Address/Data Hold Time (t _{AH} , t _{HW})	t _{AH} = 20 ns min. t _{HW} = 20 ns min. t _{AH} and t _{HW} are constant in frequency.	dependently of operating	t _{AH} , t _{HW} = 60 ns (f = 1 MH = 40 ns (f = 1.5 M = 30 ns (f = 2 MH t _{AH} and t _{HW} are proportion t quency)	Hz) z)	= opera	ating fre	-
	Address Delay Time	 (1) t_{AD1} and t_{AD2} are const frequency. In HD63B01 and t_{AD2} are 160 ns ma operation. (2) t_{ADL} is related to operat proportion to 1/f. f = op 	t _{AD1} , t _{AD2} and t _{ADL} are relat (They are in proportion to 1/ Therefore, if HD637B01V or frequency, t _{AD1} , t _{AD2} and t _A more. t _{AD1} , t _{AD2} and t _{ADL} at t _{AD} (f MHz) ≒ 250 ns (1 MHz)	f. f = op perates a _{DL} will b re calcul	erating it lower ecome ated as	frequer operatir 160 ns (ncy). ng or	
	I _{in} and C _{in} of RES	I _{in} = 1.0 μA max., C _{in} = 12	2.5 pF max.	l _{in} = 10 μA max. C _{in} = 50 μ multiplexed with V _{PP} , C _{in} at HD6301V.	oF max. nd l _{in} are	Since F larger	RES is than the	se of
Specification	Load Capacitance of E	2 - LSTTL + 40pF I _{OL} = 0.8 mA, I _{OH} = -200	Αų (1 - TTL + 90pF I _{OL} = 1.6 mA, I _{OH} = -200	μΑ			
	Load Capacitance of Port 1	1 – TTL + 30pF		1 - TTL + 90pF				
				Spec.				
	Spec. of Crystal	Spec.		Clock frequency (MHz)	2.5	4.0	6.0	8.0
	Oscillator	$R_s = 60\Omega$ max.		Rs max. (Ω)	500	120	80	60
	Storage Temperature	T _{stg} = -55 - + 150°C		T _{stg} = -55 - + 125°C				

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD63P01M1, AND HD63701V0 (Continued)



■ PRECAUTION TO THE BOARD DESIGN OF OSCILLATION CIRCUIT

As shown in Fig. 39, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C_L must be put as near the HD63701V0 as possible.




Figure 39 Precaution to the board design of oscillation circuit




Figure 40 Example of Oscillation Circuits in Board Design

WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 41.




Figure 41 MAC function during WAI




Figure 42 Program to wait for interrupt

■ WRITE-ONLY REGISTER

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read a write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particular, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ WARNING CONCERNING POWER START-UP

 \overline{RES} must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The \overline{RES} signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 43.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 43 RES circuit