

**Philips Components**

Data sheet	
status	Preliminary specification
date of issue	September 1990

# 74HC/HCT595

## 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

**FEATURES**

- 8-bit serial input
- 8-bit serial or parallel output
- Storage register with 3-state outputs
- Shift register with direct clear
- 100 MHz (typ) shift out frequency
- Output capability:
  - parallel outputs; bus driver
  - serial output; standard
- I<sub>CC</sub> category: MSI

**APPLICATIONS**

- Serial-to-parallel data conversion
- Remote control holding register

**DESCRIPTION**

The 74HC/HCT595 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The "595" is an 8-stage serial shift register with a storage register and 3-state outputs. The shift register and storage register have separate clocks.

Data is shifted on the positive-going transitions of the SH<sub>CP</sub> input. The data in each register is transferred to the storage register on a positive-going transition of the ST<sub>CP</sub> input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register.

The shift register has a serial input (D<sub>S</sub>) and a serial standard output (Q<sub>7</sub>') for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input ( $\overline{OE}$ ) is LOW.

**PIN CONFIGURATION**




Fig.1 Pin configuration.

**ORDERING AND PACKAGE INFORMATION**


EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
74HC/HCT595P	16	DIL	plastic	SOT38Z
74HC/HCT595T	16	SO16	plastic	SOT109A

tab 5



## 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

### 74HC/HCT595



#### PINNING

SYMBOL	PIN	DESCRIPTION
Q <sub>0</sub> - Q <sub>7</sub>	15, 1 - 7	parallel data outputs
GND	8	ground (0 V)
Q <sub>7</sub> '	9	serial data output
MR	10	master reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
OE	13	output enable (active LOW)
D <sub>S</sub>	14	serial data input
V <sub>CC</sub>	16	positive supply voltage

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SHCP to Q <sub>7</sub> ' STCP to Q <sub>n</sub> MR to Q <sub>7</sub> '	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	16 17 14	21 20 19	ns ns ns
f <sub>max</sub>	maximum clock frequency SHCP, STCP		100	57	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	115	130	pF

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns



#### Notes

- C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):  

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum(C_L \times V_{CC}^2 \times f_o)$$
 where:  
 f<sub>i</sub> = input frequency in MHz C<sub>L</sub> = output load capacitance in pF  
 f<sub>o</sub> = output frequency in MHz V<sub>CC</sub> = supply voltage in V  
 $\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.
- For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V.

**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**

**74HC/HCT595**



**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**

**74HC/HCT595**




Fig.5 Logic diagram.

**FUNCTION TABLE**

INPUTS					OUTPUTS		FUNCTION
SH <sub>CP</sub>	ST <sub>CP</sub>	OE	MR	D <sub>S</sub>	Q <sub>7</sub> '	Q <sub>n</sub>	
X	X	L	↓	X	L	NC	a LOW level on MR only affects the shift registers
X	↑	L	L	X	L	L	empty shift register loaded into storage register
X	X	H	L	X	L	Z	shift register clear. Parallel outputs in high-impedance OFF-state
↑	X	L	H	H	Q <sub>6</sub> '	NC	logic high level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q <sub>6</sub> ') appears on the serial output (Q <sub>7</sub> ')
X	↑	L	H	X	NC	Q <sub>n</sub> '	contents of shift register stages (internal Q <sub>n</sub> ') are transferred to the storage register and parallel output stages
↑	↑	L	H	X	Q <sub>6</sub> '	Q <sub>n</sub> '	contents of shift register shifted through. Previous contents of the shift register is transferred to the storage register and the parallel output stages

- H = HIGH voltage level
- L = LOW voltage level
- ↑ = LOW-to-HIGH transition
- ↓ = HIGH-to-LOW transition
- Z = high-impedance OFF-state
- NC = no change
- X = don't care.

**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**

**74HC/HCT595**




Fig.6 Timing diagram.

## 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

### 74HC/HCT595

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: parallel outputs, bus driver; serial output, standard  
I<sub>CC</sub> category: MSI

#### AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)										TEST CONDITION							
		74HC										UNIT	V <sub>CC</sub> V	WAVEFORMS					
		+25			-40 to +85			-40 to +125											
MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.									
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SH <sub>CP</sub> to Q <sub>7</sub> '		52	160		200						240	48	41	ns	2.0	4.5	6.0	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay ST <sub>CP</sub> to Q <sub>n</sub>		55	175		220						265	53	45	ns	2.0	4.5	6.0	Fig.8
t <sub>PHL</sub>	propagation delay M <sub>IR</sub> to Q <sub>7</sub> '		47	175		220						265	53	45	ns	2.0	4.5	6.0	Fig.10
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		47	150		190						225	45	38	ns	2.0	4.5	6.0	Fig.11
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>		41	150		190						225	45	38	ns	2.0	4.5	6.0	Fig.11
t <sub>w</sub>	shift clock pulse width HIGH or LOW	75	17		95							110			ns	2.0	4.5	6.0	Fig.7
t <sub>w</sub>	storage clock pulse width HIGH or LOW	75	15		95							110			ns	2.0	4.5	6.0	Fig.8
t <sub>w</sub>	master reset pulse width LOW	75	17		95							110			ns	2.0	4.5	6.0	Fig.10
t <sub>su</sub>	set-up time D <sub>s</sub> to SH <sub>CP</sub>	50	11		65							75			ns	2.0	4.5	6.0	Fig.9
t <sub>su</sub>	set-up time SH <sub>CP</sub> to ST <sub>CP</sub>	75	22		95							110			ns	2.0	4.5	6.0	Fig.8

**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**

**74HC/HCT595**

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)										TESTCONDITION		
		74HC										UNIT	V <sub>CC</sub> V	WAVEFORMS
		+25			-40 to +85			-40 to +125			ns			
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	
t <sub>h</sub>	hold time D <sub>s</sub> to SH <sub>CP</sub>	3	-6		3			3					Fig.9	
		3	-2		3			3						
		3	-2		3			3						
t <sub>rem</sub>	removal time MR to SH <sub>CP</sub>	50	-19		65			75					Fig.10	
		10	-7		13			15						
		9	-6		11			13						
f <sub>max</sub>	maximum clock pulse frequency SH <sub>CP</sub> or ST <sub>CP</sub>	6.0	30		4.8			4.0					Figs 7 and 8	
		30	91		24			20						
		35	108		28			24						

---

**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**

---

**74HC/HCT595****DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: parallel outputs, bus driver; serial output, standard  $I_{CC}$  category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$D_S$	0.25
$\overline{MR}$	1.50
$SH_{CP}$	1.50
$ST_{CP}$	1.50
$\overline{OE}$	1.50



## 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

### 74HC/HCT595

#### AC CHARACTERISTICS FOR 74HCT


GND = 0 V;  $t_r$ ;  $t_f$  = 6 ns;  $C_L$  = 50 pF

SYMBOL	PARAMETER	$T_{amb}(^{\circ}C)$								UNIT	TESTCONDITION		
		74HCT											
		+25		-40 to +85		-40 to +125						V <sub>CC</sub> V	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.					
$t_{pHL}/t_{pLH}$	propagation delay SH <sub>CP</sub> to Q <sub>7</sub>		25	42					63	ns	Fig.7		
$t_{pHL}/t_{pLH}$	propagation delay ST <sub>CP</sub> to Q <sub>n</sub>		24	40					60	ns	Fig.8		
$t_{pHL}$	propagation delay MR to Q <sub>7</sub>		23	40					60	ns	Fig.10		
$t_{pZH}/t_{pZL}$	3-state output enable time OE to Q <sub>n</sub>		21	35					53	ns	Fig.11		
$t_{pHZ}/t_{pLZ}$	3-state output disable time OE to Q <sub>n</sub>		18	30					45	ns	Fig.11		
$t_w$	shift clock pulse width HIGH or LOW	16	6		20				24	ns	Fig.7		
$t_w$	storage clock pulse width HIGH or LOW	16	5		20				24	ns	Fig.8		
$t_w$	master reset pulse width LOW	20	8		25				30	ns	Fig.10		
$t_{su}$	set-up time D <sub>s</sub> to SH <sub>CP</sub>	16	5		20				24	ns	Fig.9		
$t_{su}$	set-up time SH <sub>CP</sub> to ST <sub>CP</sub>	16	8		20				24	ns	Fig.8		
$t_h$	hold time D <sub>s</sub> to SH <sub>CP</sub>	3	-2		3				3	ns	Fig.9		
$t_{rem}$	removal time MR to SH <sub>CP</sub>	10	-7		13				15	ns	Fig.10		
$f_{max}$	maximum clock pulse frequency SH <sub>CP</sub> or ST <sub>CP</sub>	30	52		24				20	MHZ	Figs 7 and 8		

**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**


**74HC/HCT595**

**AC WAVEFORMS**



7Z28110

Fig.7 Waveforms showing the clock (SH<sub>CP</sub>) to output (Q<sub>7</sub>') propagation delays, the shift clock pulse width and maximum shift clock frequency.



7Z28111

Fig.8 Waveforms showing the storage clock (ST<sub>CP</sub>) to output (Q<sub>n</sub>) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time.

**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**

**74HC/HCT595**




Fig.9 Waveforms showing the data set-up and hold times for the D<sub>S</sub> input.




Fig.10 Waveforms showing the master reset ( $\overline{MR}$ ) pulse width, the master reset to output ( $Q_7'$ ) propagation delay and the master reset to shift clock ( $SH_{CP}$ ) removal time.

## 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

### 74HC/HCT595




Fig.11 Waveforms showing the 3-state enable and disable times for input  $\overline{OE}$ .


#### Note to AC waveforms

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$   
 HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**


**74HC/HCT595**

**PACKAGE OUTLINES**



**8-bit serial-in/serial or parallel-out shift register with output latches; 3-state**

**74HC/HCT595**



## 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

## 74HC/HCT595

### SOLDERING PLASTIC MINI-PACKS

#### By hand-held soldering iron or pulse-heated solder tool

Fix the component by first soldering two, diagonally opposite, end leads. Apply the heating tool to the flat part of the lead only. Contact time must be limited to 10 seconds at up to 300 °C. When using proper tools, all other leads can be soldered in one operation within 2 to 5 seconds at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages).

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

#### By wave

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 seconds, if allowed to cool to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

#### By solder paste reflow

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing, for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 seconds according to method. Typical reflow temperatures range from 215 to 250 °C.

Pre-heating is necessary to dry the paste and evaporate the binding agent.

Pre-heating duration: 45 minutes at 45 °C.

#### Repairing soldered joints

The same precautions and limits apply as in (1) above.

### SOLDERING PLASTIC DUAL IN-LINE PACKAGES

#### By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 and 400 °C, for not more than 5 seconds.

#### By dip or wave

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### Repairing soldered joints

The same precautions and limits apply as in (1) above.

## 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

## 74HC/HCT595

### DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
© Philips Export B.V. 1990	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.	

Printed in The Netherlands

9397 283 60011