

1A, 100V, 1.200 Ohm, Logic Level, N-Channel **Power MOSFET**

September 1998

Features

- 1A, 100V
- r_{DS(ON)} = 1.200Ω

Ordering Information

PART NUMBER	PACKAGE	BRAND
RFL1N10L	TO-205AF	RFL1N10L


NOTE: When ordering, use the entire part number.

Description

This is an N-Channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V to 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


Formerly developmental type TA09524.

Symbol



Packaging

JEDEC TO-205AF



Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	RFL1N10L	UNITS
Drain to Source Voltage (Note 1)	100	V
Drain to Gate Voltage ($R_{GS} = 1M\Omega$) (Note 1)	100	V
Continuous Drain CurrentI _D	1	Α
Pulsed Drain Current (Note 3)	5	Α
Gate to Source VoltageV _{GS}	±10	V
Maximum Power Dissipation	8.33	W
Above T _C = 25 ^o C, Derate Linearly	0.0667	W/°C
Operating and Storage Temperature	-55 to 150	°С
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	260	°С

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250\mu A, V_{GS} = 0$	100	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1	-	2	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS}	-	-	1	μΑ
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{DS} = 80 \text{V},$ $T_{C} = 125^{\circ}\text{C}$	-	-	25	μА
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 10V, V_{DS} = 0$	-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	I _D = 1A, V _{GS} = 5V (Figures 6, 7)	-	-	1.200	Ω
Drain to Source On Voltage (Note 2)	V _{DS(ON)}	I _D = 1A, V _{GS} = 5V	-	-	1.2	V
Turn-On Delay Time	t _{d(ON)}	$I_D \approx 1A, V_{DD} = 50V, R_G = 6.25\Omega,$	-	10	25	ns
Rise Time	t _r	$V_{GS} = 5V, R_L = 50\Omega$ (Figures 10, 11, 12)	-	15	45	ns
Turn-Off Delay Time	t _{d(OFF)}	1	-	25	45	ns
Fall Time	t _f]	-	30	50	ns
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz	-	-	200	pF
Output Capacitance	C _{OSS}	(Figure 9)	-	-	80	pF
Reverse Transfer Capacitance	C _{RSS}	1	-	-	35	pF
Thermal Resistance Junction to Case	R ₀ JC		-	-	15	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V_{SD}	I _{SD} = 1A	-	-	1.4	V
Diode Reverse Recovery Time	t _{rr}	$I_{SD} = 2A$, $dI_{SD}/dt = 50A/\mu s$	-	100	-	ns


NOTES:

- 2. Pulse test: width $\leq 300 \mu s$ duty cycle $\leq 2\%.$
- ${\it 3. }\ {\it Repetitive rating: pulse witdh \ limited \ by \ maximum \ junction \ temperature.}$



CURRENT

Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 7. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE






FIGURE 9. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

NOTE: Refer to Intersil Application Notes AN7254 and AN7260. FIGURE 10. NORMALIZED SWITCHING WAVEFORMS FOR

CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 11. SWITCHING TIME TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurant reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties what we result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029