

## NTSC/PAL Video Decoder

The HMP8117 is a high quality NTSC and PAL video decoder with internal A/D converters. It is compatible with NTSC M, PAL B, D, G, H, I, M, N, and combination N (N<sub>C</sub>) video standards.

Both composite and S-video (Y/C) input formats are supported. A 2-line comb filter plus a user-selectable chrominance trap filter provide high quality Y/C separation. User adjustments include brightness, contrast, saturation, hue, and sharpness.

Vertical blanking interval (VBI) data, such as Closed Captioning, Wide Screen Signalling and Teletext, may be captured and output as BT.656 ancillary data. Closed Captioning and Wide Screen Signalling information may also be read out via the I<sup>2</sup>C interface.

The Videolyzer™ feature provides approved Macrovision™ copy-protection bypass and detection.

## Ordering Information

PART NUMBER	TEMP RANGE (°C)	PACKAGE	PACKAGE NO.
HMP8117CN	0 to 70	80 Ld PQFP	Q80.14x20
HMPVIDEVAL/ISA	Evaluation Board: ISA Frame Grabber		

### NOTES:

1. PQFP is also known as QFP and MQFP.
2. Evaluation Board descriptions are in the Applications section.


## Features

- (M) NTSC and (B, D, G, H, I, M, N, N<sub>C</sub>) PAL Operation
  - Optional Auto Detect of Video Standard
  - ITU-R BT.601 (CCIR601) and Square Pixel Operation
- Videolyzer Feature
  - Macrovision™ Bypass and Detection
- Digital Anti-Alias Filter
- Power Down Mode
- Digital Output Formats
  - VMI Compatible
  - 8-bit, 16-bit 4:2:2 YCbCr
  - 15-bit (5,5,5), 16-bit (5,6,5) RGB
  - Linear or Gamma-Corrected
  - 8-bit BT.656
- Analog Input Formats
  - Three Analog Composite Inputs
  - Analog Y/C (S-video) Input
- "Raw" (Oversampled) VBI Data Capture
- "Sliced" VBI Data Capture Capabilities
  - Closed Captioning
  - Widescreen Signalling (WSS)
  - BT.653 System B, C and D Teletext
  - North American Broadcast Teletext (NABTS)
  - World System Teletext (WST)
- 2-Line (1H) Comb Filter Y/C Separator
- Fast I<sup>2</sup>C Interface


## Applications

- Multimedia PCs
- Video Conferencing
- Video Compression Systems
- Video Security Systems
- LCD Projectors and Overhead Panels
- Related Products
  - NTSC/PAL Encoders: HMP815x, HMP817x, HMP819x
  - NTSC/PAL Decoders: HMP8112A, HMP8115

Functional Block Diagram




# Analog Front End Block Diagram




PIN #	NOMINAL (NTSC) OPERATING CONDITION
(5) (6) (7)	CVBSX. SIZE = INPUT. SYNC TIP CLAMPED AT ~= 1.75 VDC.
(9) (8)	Y <sub>OUT</sub> /Y <sub>IN</sub> . SIZE = ~1.0 V <sub>p-p</sub> , SYNC TIP OFFSET ~= 1.5 VDC.
(19)	C. SIZE = INPUT SIZE. PORCH OFFSET ~= 2.0 VDC.
(17)	A/D_TEST. SIZE ~= F(LUMA AGC), PORCH OFFSET ~= 2.0VDC.

PIN #	NOMINAL (NTSC) OPERATING CONDITION
(76)	LCAP. DC-SIGNAL OFFSET ~= 2.4 VDC.
(29)	CCAP. DC-SIGNAL OFFSET ~= 2.4 VDC.
(28)	RSET. DC-SIGNAL OFFSET ~= 1.2 VDC.
(78)	REF_CAP. DC-SIGNAL OFFSET ~= 2.5 VDC.



Digital Processing Block Diagram



**Introduction**

The HMP8117 is designed to decode baseband composite or S-video NTSC and PAL signals, and convert them to either digital YCbCr or RGB data. In addition to performing the basic decoding operations, these devices include hardware to decode different types of VBI data and to generate full-screen blue, black and color bar patterns.

Digital PLLs are used to synchronize to all NTSC and PAL standards. A chroma PLL is used to maintain color lock for chroma demodulation while a line-locked PLL is used to maintain vertical spatial alignment. The PLLs are designed to maintain lock in the presence of VCR head switches, VCR trick-mode and multi-path noise.

The HMP8117 provides the Videolyzer feature for Macrovision (MV) copy-protection bypass and detection.

**External Video Processing**

Before a video signal can be digitized the decoder has some external processing considerations that need to be addressed. This section discusses those external aspects of the HMP8117.

**Analog Video Inputs**

The HMP8117 supports either three composite or two composite and one S-video input.

Three analog video inputs (CVBS 1-3) are used to select which one of three composite video sources are to be decoded. To support S-video applications, the Y channel drives the CVBS3(Y) analog input, and the C channel drives the C analog input.

The analog inputs must be AC-coupled to the video signals, as shown in the Applications section.

**Anti-alias Filters**

Although a 23 tap digital halfband anti-alias filter is provided for each A/D channel, an external passive filter is recommended for optimum performance. The digital filter has a flat response out to 5.4MHz with an approximate -3dB bandwidth of 6.3MHz using a 27MHz input CLK2 sample rate. For the CVBSx inputs, the filter is connected between the YOUT and YIN pins. For the C (chroma) input, the anti-alias filter should be connected before the C input. Recommended filter configurations are shown on the reference schematic in Figure 20. These filters have flat response out to 4.2MHz with an approximate -3dB bandwidth of 8MHz. If upgrading from the HMP8115 or HMP8112A, the previous filter configurations may be used but with slightly degraded bandwidth. Alternative higher or lower performance filters configurations may substituted.

**Digitization of Video**

Prior to A/D conversion, the input signal is offset and scaled to known video levels. After digitization, sample rate converters and a comb filter are used to perform color separation and demodulation.

**A/D Conversion**

Each CVBSX video input channel has a video clamp circuit that is independent of PLL timing. The input clamp provides a coarse signal offset to position the sync tip within the A/D converter sampling range so that the AGC and DC-RESTORE logic can operate.

**A/D Conversion**

Video data is sampled at the CLK2 frequency then processed by the input sample rate converter. The output levels of the ADC after AGC and DC restoration processing are:

	(M) NTSC (M, N) PAL	(B, D, G, H, I, Nc) PAL
white	196	196
black	66	59
blank	56	59
sync	0	0

**AGC and DC Restoration**

The AGC amplifier attenuates or amplifies the analog video signal to ensure that the blank level generates code 56 or 59 depending on the video standard. The difference from the ideal blank level of 56 or 59 is used to control the amount of attenuation or gain of the analog video signal. To obtain a stable DC reference for the AGC, a digital low-pass filter removes the chroma burst from the input signal's backporch.

DC restoration positions the video signal so that the sync tip generates a code 0. The internal timing windows for AGC and DC restoration are show in Figure 3. The appropriate windows are automatically determined by the decoder when the input signal is auto-detected or manually selected.




FIGURE 1. AGC AND DC RESTORE INTERNAL TIMING

**Input Signal Detection**

If no input video signal is detected for 16 consecutive line periods, nominal video timing is generated for the previously detected or programmed video standard. A maskable interrupt is provided for the condition of “Input Signal Loss” allowing the host to enable blue field output if desired.

**Vertical Sync and Field Detection**

The vertical sync and field detect circuit uses a low time counter to detect the vertical sync sequence in the video data stream. The low time counter accumulates the low time encountered during any sync pulse, including serration and equalization pulses. When the low time count exceeds the vertical sync detect threshold,  $\overline{\text{VSYNC}}$  is asserted immediately.  $\overline{\text{FIELD}}$  is asserted at the same time that  $\overline{\text{VSYNC}}$  is asserted.  $\overline{\text{FIELD}}$  is asserted low for odd fields and high for even fields. Field is determined from the location in the video line where  $\overline{\text{VSYNC}}$  is detected. If  $\overline{\text{VSYNC}}$  is detected in the first half of the line, the field is odd. If  $\overline{\text{VSYNC}}$  is detected in the second half of a line, the field is even.

In the case of lost vertical sync or excessive noise that would prevent the detection of vertical sync, the  $\overline{\text{FIELD}}$  output will continue to toggle. Lost vertical sync is declared if after 337 lines, a vertical sync period was not detected for 1 or 3 (selectable) successive fields as specified by bit 2 of the GENLOCK CONTROL register 04<sub>H</sub>. When this occurs, the PLLs are initialized to the acquisition state.

**Y/C Separation**

A composite video signal has the luma (Y) and chroma (C) information mixed in the same video signal. The Y/C separation process is responsible for separating the composite video signal into these two components. The HMP8117 utilizes a comb filter to minimize the artifacts that are associated with the Y/C separation process.

**Input Sample Rate Converter**

The input sample rate converter is used to convert video data sampled at the CLK2 rate to a virtual  $4xf_{SC}$  sample rate for comb filtering and color demodulation. An interpolating filter is used to generate the  $4xf_{SC}$  samples as illustrated in Figure 2.




FIGURE 2. SAMPLE RATE CONVERSION

**Comb Filter**

A 2-line comb filter, using a single line delay, is used to perform part of the Y/C separation process. During S-video operation, the Y signal bypasses the comb filter; the C signal is processed by the comb filter since it is an integral part of the chroma demodulator. During PAL operation, the chroma trap filter should also be enabled for improved performance.

Since a single line store is used, the chroma will normally have a half-line vertical offset from the luma data. This may be eliminated, vertically aligning the chroma and luma samples, at the expense of vertical resolution of the luma. Bit 0 of the OUTPUT FORMAT register 02<sub>H</sub> controls this option.

**Chroma Demodulation**

The output of the comb filter is further processed using a patented frequency domain transform to complete the Y/C separation and demodulate the chrominance.

Demodulation is done at a virtual  $4xf_{SC}$  sample rate using the interpolated data samples to generate U and V data. The demodulation process decimates by 2 the U/V sample rate.

**Output Sample Rate Converter**

The output sample rate converter converts the Y, U and V data from a virtual  $4xf_{SC}$  sample rate to the desired output sample rate (i.e., 13.5MHz). It also vertically aligns the samples based on the horizontal sync information embedded in the digital video data stream. The output sample rate is determined by the input video standard and the selected rectangular/square pixel mode. The output pixel rate is 1/2 of the CLK2 input clock frequency. The output format is 4:2:2 for all modes except the RGB modes which use a 4:4:4 output format.

**CLK2 Input**

The decoder requires a stable clock source for the CLK2 input. For best performance, use termination resistor(s) to minimize pulse overshoot and reflections on the CLK2 input. Since chroma demodulation uses the virtual  $4xf_{SC}$ , any jitter on CLK2 will be transferred as chrominance error on the output pixels. The CLK2 clock frequency must be one of the valid selections from Table 1 below based on the video standard and desired pixel mode.

TABLE 1. VIDEO STANDARD CLOCK RATE SELECTION SUMMARY

VIDEO FORMAT	VALID CLK2 FREQUENCIES (MHz)	
	RECTANGULAR PIXEL MODE	SQUARE PIXEL MODE
(M) NTSC, (M) PAL	27.00	24.54
(B, D, G, H, I, N, N <sub>C</sub> ) PAL	27.00	29.50

The CLK2 should be derived from a stable clock source, such as a crystal. CLK2 must have at least a  $\pm 50$ ppm accuracy and at least a 60/40% duty cycle to ensure proper

operation. Use of a PLL to generate a "Line Locked" CLK2 input based on the input video is not recommended. (See next section below.)

### **Cycle Slipping and Real-Time Pixel Jitter**

The decoder's digital PLL allows it to maintain lock and provide high quality Y/C separation even on the poorest quality input video signals. However, this architecture does not provide a "Line Lock Clock" output and should not be used as a timing master for direct interface to another video encoder in a system.

Since the decoder uses a fixed CLK2 input frequency, the output pixel rate must be periodically adjusted to compensate for any frequency error between CLK2 and the input video signal. This output pixel rate adjustment is referred to as cycle slipping. Since the decoder has an output data FIFO, all cycle slipping can be deferred until the next horizontal blanking interval. This guarantees a consistent number of pixels during the active video region.

Due to cycle slipping, the output timing and data will exhibit a nominal real-time (line-to-line) pixel jitter of one CLK2 period. Although the sample rate converter maintains a 1/8 pixel vertical sample alignment, the output data must be routed to a frame buffer or video compression chip in order to remove the effects of cycle slipping. (The frame buffer or compression chip serves as a time base corrector.)

By directly interfacing the decoder to a video encoder, the output video signal will directly reflect the real-time pixel jitter effects of the decoder output timing. The jitter effects can be visualized on a CRT monitor using a static image containing patterns with sharp vertical edges. The edges will appear more "ragged" when compared to the input video signal. The severity of this visual effect relates directly to the frequency error between CLK2 and the input video signal. It is nearly impossible to completely match CLK2 with the input video signal. Therefore, a direct decoder to encoder interface is not recommended.

The use of an external PLL to generate a "Line Locked" CLK2 input derived from the input video signal is also not recommended, since this will defeat the internal digital PLL and result in pixel decoding errors.

### **Digital Processing of Video**

Once the luma and chroma have been separated the HMP8117 then performs programmable modifications (i.e. contrast, coring, color space conversions, color AGC, etc.) to the decoded video signal.

### **UV to CbCr Conversion**

The baseband U and V signals are scaled and offset to generate a nominal range of 16-240 for both the Cb and Cr data.

### **Digital Color Gain Control**

There are four types of color gain control modes available: no gain control, automatic gain control, fixed gain control, and freeze automatic gain control.

If "no gain control" is selected, the amplitude of the color difference signals (CbCr) is not modified, regardless of variations in the color burst amplitude. Thus, a gain of 1x is always used for Cb and Cr.

If "automatic gain control" is selected, the amplitude of the color difference signals (CbCr) is compensated for variations in the color burst amplitude. The burst amplitude is averaged with the two previous lines having a color burst to limit line-to-line variations. A gain of 0.5x to 4x is used for Cb and Cr.

If "fixed gain control" is selected, the amplitude of the color difference signals (CbCr) is multiplied by a constant, regardless of variations in the color burst amplitude. The constant gain value is specified by the COLOR GAIN register 1C<sub>H</sub>. A gain of 0.5x to 4x is used for Cb and Cr. Limiting the gain to 4x limits the amount of amplified noise.

If "freeze automatic gain control" is selected, the amplitude of the color difference signals (CbCr) is multiplied by a constant. This constant is the value the AGC circuitry generated when the "freeze automatic gain" command was selected.

### **Color Killer**

If "enable color killer" is selected, the color output is turned off when the running average of the color burst amplitude is below approximately 25% of nominal for four consecutive fields. When the running average of the color burst amplitude is above approximately 25% of nominal for four consecutive fields, the color output is turned on. The color output is also turned off when excessive phase error of the chroma PLL is present.

If "force color off" is selected, color information is never present on the outputs.

If "force color on" is selected, color information is present on the outputs regardless of the color burst amplitude or chroma PLL phase error.

### **Y Processing**

The black level is subtracted from the luminance data to remove sync and any blanking pedestal information. Negative values of Y are supported at this point to allow proper decoding of "below black" luminance levels.

Scaling is done to position black at 8-bit code 0 and white at 8-bit code 219.

A chroma trap filter may be used to remove any residual color subcarrier from the luminance data. The center frequency of the chroma trap is automatically determined from the video standard being decoded. The chroma trap should be disabled during S-video operation to maintain maximum luminance bandwidth. Alternately, a 3MHz low-pass filter may be used to

remove high-frequency Y data. This may make a noisy image more pleasing to the user, although softer.

Coring of the high-frequency Y data may be done to reduce low-level high frequency noise.

Coring of the Y data may also be done to reduce low-level noise around black. This forces Y data with the following values to a value of 0:

$$\begin{aligned}\text{coring} &= 1: \pm 1 \\ \text{coring} &= 2: \pm 1, \pm 2 \\ \text{coring} &= 3: \pm 1, \pm 2, \pm 3\end{aligned}$$

High-frequency components of the luminance signal may be "peaked" to control the sharpness of the image. Maximum gain may be selected to occur at either 2.6MHz or the color subcarrier frequency. This may be used to make the displayed image more pleasing to the user. It should not be used if the output video will be compressed, as the circuit introduces high-frequency components that will reduce the compression ratio.

The brightness control adds or subtracts a user-specified DC offset to the Y data. The contrast control multiplies the Y data by a user-specified amount. These may be used to make the displayed image more pleasing to the user.

Finally, a value of 16 is added to generate a nominal range of 16 (black) to 235 (white).

### **CbCr Processing**

The CbCr data is low-pass filtered to either 0.85MHz or 1.5MHz.

Coring of the CbCr data may be done to reduce low-level noise around zero. This forces CbCr data with the following values to a value of 128.

$$\begin{aligned}\text{coring} &= 1: 127, 129 \\ \text{coring} &= 2: 126, 127, 129, 130 \\ \text{coring} &= 3: 125, 126, 127, 129, 130, 131\end{aligned}$$

The saturation control multiplies the CbCr data by a user-specified amount. This may be used to make the displayed image more pleasing to the user. The CbCr data may also be optionally multiplied by the contrast value to avoid color shifts when changing contrast.

The hue control provides a user-specified phase offset to the color subcarrier during decoding. This may be used to correct slight hue errors due to transmission.

### **YCbCr Output Format Processing**

Y has a nominal range of 16 to 235. Cb and Cr have a nominal range of 16 to 240, with 128 corresponding to zero. Values less than 1 are made 1 and values greater than 254 are made 254.

While  $\overline{\text{BLANK}}$  is asserted, Y is forced to have a value of 16, with Cb and Cr forced to have a value of 128, unless VBI data is present.

### **RGB Output Format Processing**

The 4:2:2 YCbCr data is converted to 4:4:4 YCbCr data and then converted to either 15-bit or 16-bit gamma-corrected RGB (R'G'B') data. While  $\overline{\text{BLANK}}$  is asserted, RGB data is forced to a value of 0.

#### **15-Bit R'G'B'**

The following YCbCr to R'G'B' equations are used to maintain the proper black and white levels:

$$\begin{aligned}R' &= 0.142(Y - 16) + 0.194(Cr - 128) \\ G' &= 0.142(Y - 16) - 0.099(Cr - 128) - 0.048(Cb - 128) \\ B' &= 0.142(Y - 16) + 0.245(Cb - 128)\end{aligned}$$

The resulting 15-bit R'G'B' data has a range of 0 to 31. Values less than 0 are made 0 and values greater than 31 are made 31.

The 15-bit R'G'B' data may be converted to 15-bit linear RGB, using the following equations. Although the PAL specifications specify a gamma of 2.8, a gamma of 2.2 is normally used. The HMP8117 allows the selection of the gamma to be either 2.2 or 2.8, independent of the video standard.

for gamma = 2.2:

$$\begin{aligned}\text{for } R'G'B' < 0.0812 \times 31 \\ R &= (31)((R'/31)/4.5) \\ G &= (31)((G'/31)/4.5) \\ B &= (31)((B'/31)/4.5)\end{aligned}$$

$$\begin{aligned}\text{for } R'G'B' \geq 0.0812 \times 31 \\ R &= (31)((R'/31) + 0.099)/1.099^{2.2} \\ G &= (31)((G'/31) + 0.099)/1.099^{2.2} \\ B &= (31)((B'/31) + 0.099)/1.099^{2.2}\end{aligned}$$

for gamma = 2.8:

$$\begin{aligned}R &= (31)(R'/31)^{2.8} \\ G &= (31)(G'/31)^{2.8} \\ B &= (31)(B'/31)^{2.8}\end{aligned}$$

#### **16-Bit R'G'B'**

The following YCbCr to R'G'B' equations are used to maintain the proper black and white levels:

$$\begin{aligned}R' &= 0.142(Y - 16) + 0.194(Cr - 128) \\ G' &= 0.288(Y - 16) - 0.201(Cr - 128) - 0.097(Cb - 128) \\ B' &= 0.142(Y - 16) + 0.245(Cb - 128)\end{aligned}$$

The resulting 16-bit R'G'B' data has a range of 0 to 31 for R' and B', and a range of 0 to 63 for G'. Values less than 0 are made 0; R' and B' values greater than 31 are made 31, G' values greater than 63 are made 63.

The 16-bit R'G'B' data may be converted to 16-bit linear RGB, using the following equations. Although the PAL specifications specify a gamma of 2.8, a gamma of 2.2 is normally used. The HMP8117 allows the selection of the gamma to be either 2.2 or 2.8, independent of the video standard.



for gamma = 2.2:

for  $R'B' < 0.0812 \cdot 31$ ,  $G' < 0.0812 \cdot 63$

$$R = (31)((R'/31)/4.5)$$

$$G = (63)((G'/63)/4.5)$$

$$B = (31)((B'/31)/4.5)$$

for  $R'B' \geq 0.0812 \cdot 31$ ,  $G' \geq 0.0812 \cdot 63$

$$R = (31)((R'/31 + 0.099)/1.099)^{2.2}$$

$$G = (63)((G'/63 + 0.099)/1.099)^{2.2}$$

$$B = (31)((B'/31 + 0.099)/1.099)^{2.2}$$

for gamma = 2.8:

$$R = (31)(R'/31)^{2.8}$$

$$G = (63)(G'/63)^{2.8}$$

$$B = (31)(B'/31)^{2.8}$$

### Built-in Video Generation

The decoder can be configured to output a full-screen of built-in blue, black or 75% color bar patterns. The type of pattern generated is determined by bits 2-1 of the OUTPUT FORMAT register 02H. When built-in video generation is not desired, the bits need to be set for normal operation to pass decoded video.

If the decoder is currently locked to a video source on the input, the output data timing will be based on the input video source. If an input video source is not detected, internally-generated output data timing will be used. The following table lists the data codes output for each built-in video pattern in YCbCr format.

TABLE 2. BUILT-IN VIDEO PATTERN DATA CODES

PATTERN: COLOR	Y	Cb	Cr
75% Color Bar: White	B4H	80H	80H
Yellow	A2H	2CH	8EH
Cyan	83H	9CH	2CH
Green	70H	48H	3AH
Magenta	54H	B8H	C6H
Red	41H	64H	D4H
Blue	23H	D4H	72H
Black	10H	80H	80H
Blue Screen: Blue	4BH	D9H	88H
Black Screen: Black	10H	80H	80H

### Pixel Port Timing

The the timing and format of the output data and control signals is presented in the following sections. Refer to the section "CYCLE SLIPPING AND REAL-TIME PIXEL JITTER" for PLL and interface considerations.

### HSYNC and VSYNC Timing

The HSYNC and VSYNC output timing is VMI v1.4 compatible. Figures 3-6 illustrate the video timing. The leading edge of HSYNC is synchronous to the video input signal and has a fixed latency due to internal pipeline processing. The pulse width of the HSYNC is defined by the END HSYNC register 36H, where the trailing edge of HSYNC has a programmable delay of 0-510 CLK2 cycles from the leading edge.

The leading edge of VSYNC is asserted approximately half way through the first serration pulse of each field. An accumulator is used to detect a low-time period within the serration pulse. Since the leading edge of VSYNC is detected, it should not be used for timing with respect to HSYNC or BLANK.

The trailing edge of VSYNC implements the VMI handshake with HSYNC in order to determine field information without using the FIELD pin. For an odd field, the trailing edge of VSYNC is  $5 \pm 1$  CLK2 cycles after the trailing edge of the HSYNC that follows the last equalization pulse. Refer to Figures 3 and 5. For an even field, the trailing edge of VSYNC is  $5 \pm 1$  CLK2 cycles after the leading edge of the HSYNC that follows the last equalization pulse. Refer to Figures 4 and 6.

### Field Timing

When field information can be determined from the input video source, the FIELD output pin reflects the video source field state. When field information cannot be determined from the input video source, the FIELD output pin alternates its state at the beginning of each field. FIELD changes state  $5 \pm 1$  CLK2 cycles before the leading edge of VSYNC.




FIGURE 3. NTSC(M) AND PAL(M) ODD FIELD TIMING




FIGURE 4. NTSC(M) AND PAL(M) EVEN FIELD TIMING




FIGURE 5. PAL(B, D, G, H, I, N, N<sub>C</sub>) ODD FIELD TIMING




FIGURE 6. PAL(B, D, G, H, I, N, N<sub>C</sub>) EVEN FIELD TIMING

**BLANK and DVALID Timing**


DVALID is asserted when P15-P0 contain valid data. The behavior of the DVALID output is determined by bit 4 (DVLD\_LTC) and bit 5 (DLVD\_DCYC) of the GENLOCK CONTROL register 04<sub>H</sub> for each video output mode.

The BLANK output pin is used to distinguish the blanking interval period from active video data. The blanking intervals are programmable in both horizontal and vertical dimensions. Reference Figure 7 for active video timing and use Table 3 for typical blanking programming values.

During active scan lines, BLANK is asserted when the horizontal pixel count matches the value in the START H\_BLANK register 31<sub>H</sub>/30<sub>H</sub>. The pixel counter is 000<sub>H</sub> at the

leading edge of the sync tip after a fixed pipeline delay. Since blanking normally occurs on the front porch, (prior to count 000<sub>H</sub>) the START H\_BLANK count must be programmed with a large value from the previous line. Refer to the Last Pixel Count from Table 3. BLANK is negated when the horizontal pixel count matches the value in the END H\_BLANK register 32<sub>H</sub>. Note that horizontally, BLANK is programmable with two pixel resolution.

START V\_BLANK register 34<sub>H</sub>/33<sub>H</sub> and END V\_BLANK register 35<sub>H</sub> determine which scan lines are blanked for each field. During inactive scan lines, BLANK is asserted during the entire scan line. Half-line blanking of the output video cannot be done.



NOTE:

3. The line numbering for PAL (M) is the NTSC (M) line count minus 3 per the video standards.

FIGURE 7. TYPICAL ACTIVE VIDEO REGIONS

TABLE 3. TYPICAL VALUES FOR H\_BLANK AND V\_BLANK REGISTERS

VIDEO STANDARD (MSB/LSB)	ACTIVE PIXELS/ LINE	TOTAL PIXELS/ LINE	LAST PIXEL COUNT	START H_BLANK (31H/30H)	END H_BLANK (32H)	START V_BLANK (34H/33H)	END V_BLANK (35H)
<b>RECTANGULAR PIXELS</b>							
NTSC (M), PAL (M)	720	858	857 (0359 <sub>H</sub> )	842 (034A <sub>H</sub> )	122 (7A <sub>H</sub> )	259 (0103 <sub>H</sub> )	19 (13 <sub>H</sub> )
PAL (B, D, G, H, I, N, N <sub>C</sub> )	720	864	863 (035F <sub>H</sub> )	852 (0354 <sub>H</sub> )	132 (84 <sub>H</sub> )	310 (0136 <sub>H</sub> )	22 (16 <sub>H</sub> )
<b>SQUARE PIXELS</b>							
NTSC (M), PAL (M)	640	780	779 (030B <sub>H</sub> )	758 (02F6 <sub>H</sub> )	118 (76 <sub>H</sub> )	259 (0103 <sub>H</sub> )	19 (13 <sub>H</sub> )
PAL (B, D, G, H, I, N, N <sub>C</sub> )	768	944	943 (03AF <sub>H</sub> )	922 (039A <sub>H</sub> )	154 (9A <sub>H</sub> )	310 (0136 <sub>H</sub> )	22 (16 <sub>H</sub> )

TABLE 4. PIXEL OUTPUT FORMATS

PIN NAME	8-BIT, 4:2:2, YCbCr	16-BIT, 4:2:2, YCbCr	15-BIT, RGB, (5,5,5)	16-BIT, RGB, (5,6,5)	BT.656
P0	0 [0]	Cb0, Cr0 [D0 <sub>n+1</sub> ]	B0 [D0 <sub>n+1</sub> ]	B0 [D0 <sub>n+1</sub> ]	0 [0]
P1	0 [0]	Cb1, Cr1 [D1 <sub>n+1</sub> ]	B1 [D1 <sub>n+1</sub> ]	B1 [D1 <sub>n+1</sub> ]	0 [0]
P2	0 [0]	Cb2, Cr2 [D2 <sub>n+1</sub> ]	B2 [D2 <sub>n+1</sub> ]	B2 [D2 <sub>n+1</sub> ]	0 [0]
P3	0 [0]	Cb3, Cr3 [D3 <sub>n+1</sub> ]	B3 [D3 <sub>n+1</sub> ]	B3 [D3 <sub>n+1</sub> ]	0 [0]
P4	0 [0]	Cb4, Cr4 [D4 <sub>n+1</sub> ]	B4 [D4 <sub>n+1</sub> ]	B4 [D4 <sub>n+1</sub> ]	0 [0]
P5	0 [0]	Cb5, Cr5 [D5 <sub>n+1</sub> ]	G0 [D5 <sub>n+1</sub> ]	G0 [D5 <sub>n+1</sub> ]	0 [0]
P6	0 [0]	Cb6, Cr6 [D6 <sub>n+1</sub> ]	G1 [D6 <sub>n+1</sub> ]	G1 [D6 <sub>n+1</sub> ]	0 [0]
P7	0 [0]	Cb7, Cr7 [D7 <sub>n+1</sub> ]	G2 [D7 <sub>n+1</sub> ]	G2 [D7 <sub>n+1</sub> ]	0 [0]
P8	Y0, Cb0, Cr0 [D0]	Y0 [D0 <sub>n</sub> ]	G3 [D0 <sub>n</sub> ]	G3 [D0 <sub>n</sub> ]	YCbCr Data, Ancillary Data, SAV and EAV Sequences [D0 - D7, where P8 corresponds to D0]
P9	Y1, Cb1, Cr1 [D1]	Y1 [D1 <sub>n</sub> ]	G4 [D1 <sub>n</sub> ]	G4 [D1 <sub>n</sub> ]	
P10	Y2, Cb2, Cr2 [D2]	Y2 [D2 <sub>n</sub> ]	R0 [D2 <sub>n</sub> ]	G5 [D2 <sub>n</sub> ]	
P11	Y3, Cb3, Cr3 [D3]	Y3 [D3 <sub>n</sub> ]	R1 [D3 <sub>n</sub> ]	R0 [D3 <sub>n</sub> ]	
P12	Y4, Cb4, Cr4 [D4]	Y4 [D4 <sub>n</sub> ]	R2 [D4 <sub>n</sub> ]	G1 [D4 <sub>n</sub> ]	
P13	Y5, Cb5, Cr5 [D5]	Y5 [D5 <sub>n</sub> ]	R3 [D5 <sub>n</sub> ]	R2 [D5 <sub>n</sub> ]	
P14	Y6, Cb6, Cr6 [D6]	Y6 [D6 <sub>n</sub> ]	R4 [D6 <sub>n</sub> ]	R3 [D6 <sub>n</sub> ]	
P15	Y7, Cb7, Cr7 [D7]	Y7 [D7 <sub>n</sub> ]	0 [D7 <sub>n</sub> ]	R4 [D7 <sub>n</sub> ]	

NOTE:

4. Definitions in brackets are port definitions during raw VBI data transfers. Refer to the section on teletext for more information on raw VBI.

**Pixel Output Port**


Pixel data is output via the P0-P15 pins. Refer to Table 4 for the output pin definition as a function of the output mode. Refer to the section “CYCLE SLIPPING AND REAL-TIME PIXEL JITTER” for PLL and interface considerations.

**8-Bit YCbCr Output**

Each YCbCr data byte is output following each rising edge of CLK2. The YCbCr data is multiplexed as [Cb Y Cr Y' Cb Y Cr

Y'...], with the first active data each scan line containing Cb data. The pixel output timing is shown in Figures 8 and 9.

$\overline{\text{BLANK}}$ ,  $\overline{\text{HSYNC}}$ ,  $\overline{\text{VSYNC}}$ ,  $\overline{\text{DVALID}}$ ,  $\overline{\text{VBIVALID}}$ , and  $\overline{\text{FIELD}}$  are output following the rising edge of CLK2. When  $\overline{\text{BLANK}}$  is asserted and  $\overline{\text{VBIVALID}}$  is deasserted, the YCbCr outputs have a value of 16 for Y and 128 for Cb and Cr. The behavior of the  $\overline{\text{DVALID}}$  output is determined by bit 4 (DVLD\_LTC) of the GENLOCK CONTROL register 04H.



NOTE:

- 5.  $Y_0$  is the first active luminance pixel data of a line.  $Cb_0$  and  $Cr_0$  are first active chrominance pixel data in a line. Cb and Cr will alternate every cycle due to the 4:2:2 subsampling. Pixel data is not output during the blanking period, but the values are forced to blanking levels.

FIGURE 8. OUTPUT TIMING FOR 8-BIT YCbCr MODE (DVLD\_LTC = 0)


**16-Bit YCbCr, 15-Bit RGB, or 16-RGB Output**

For 16-bit YCbCr, 15-bit RGB data, or 16-bit RGB output modes, the data is output following the rising edge of CLK2 with  $\overline{\text{DVALID}}$  asserted. Either linear or gamma-corrected RGB data may be output. The pixel output timing is shown in Figures 10 to 13.

is asserted and  $\overline{\text{VBIVALID}}$  is deasserted, the YCbCr outputs have a value of 16 for Y and 128 for Cb and Cr; the RGB outputs have a value of 0.

The behavior of the  $\overline{\text{DVALID}}$  output is determined by bit 4 (DVLD\_LTC) and bit 5 (DLVD\_DCYC) of the GENLOCK CONTROL register 04H.


$\overline{\text{BLANK}}$ ,  $\overline{\text{HSYNC}}$ ,  $\overline{\text{VSYNC}}$ ,  $\overline{\text{DVALID}}$ ,  $\overline{\text{VBIVALID}}$ , and  $\overline{\text{FIELD}}$  are output following the rising edge of CLK2. When  $\overline{\text{BLANK}}$



NOTES:

- 6.  $Y_0$  is the first active luminance pixel data of a line.  $Cb_0$  and  $Cr_0$  are first active chrominance pixel data in a line. Cb and Cr will alternate every cycle due to the 4:2:2 subsampling. Pixel data is not output during the blanking period, but the values are forced to blanking levels.
- 7. When DVLD\_LTC is set to 1, the polarity of  $\overline{\text{DVALID}}$  needs to be set to active low, otherwise  $\overline{\text{DVALID}}$  will stay low during active video and be gated with the clock only during the blanking interval.


FIGURE 9. OUTPUT TIMING FOR 8-BIT YCbCr MODE (DVLD\_LTC = 1)



NOTES:

- 8.  $Y_0$  is the first active luminance pixel data of a line.  $Cb_0$  and  $Cr_0$  are first active chrominance pixel data in a line. Cb and Cr will alternate every cycle due to the 4:2:2 subsampling.
- 9.  $\overline{BLANK}$  is asserted per Figure 7.


FIGURE 10. OUTPUT TIMING FOR 16-BIT YCbCr MODE (DVLD\_LTC = 0, DVLD\_DCYC = 0)



NOTE:

- 10.  $\overline{BLANK}$  is asserted per Figure 7.


FIGURE 11. OUTPUT TIMING FOR 16-BIT [15-BIT] RGB MODE (DVLD\_LTC = 0, DVLD\_DCYC = 0)



NOTES:

11. Y<sub>0</sub> is the first active luminance pixel of a line. Cb<sub>0</sub> and Cr<sub>0</sub> are first active chrominance pixels in a line. Cb and Cr will alternate every cycle due to the 4:2:2 subsampling.
12.  $\overline{\text{BLANK}}$  is asserted per Figure 7.
13.  $\overline{\text{DVALID}}$  is asserted for every valid pixel during both active and blanking regions.

FIGURE 12. OUTPUT TIMING FOR 16-BIT YCbCr MODE (DVLD\_LTC = 0, DVLD\_DCYC = 1)



NOTES:

14.  $\overline{\text{BLANK}}$  is asserted per Figure 7.
15.  $\overline{\text{DVALID}}$  is asserted for every valid pixel during both active and blanking regions.  $\overline{\text{DVALID}}$  is not a 50% duty cycle synchronous output and will appear to jitter as the Output Sample Rate converter adjusts the output timing for various data rates and clock frequency inputs.


FIGURE 13. OUTPUT TIMING FOR 16-BIT [15-BIT] RGB MODE (DVLD\_LTC = 0, DVLD\_DCYC = 1)

**8-Bit BT.656 Output**

For the BT.656 output mode, data is output following each rising edge of CLK2. The BT.656 EAV and SAV formats are shown in Table 5 and the pixel output timing is shown in Figure 14. The EAV and SAV timing is determined by the programmed horizontal and vertical blank timing.

During the blanking intervals, the YCbCr outputs have a value of 16 for Y and 128 for Cb and Cr, unless ancillary data is present.

$\overline{\text{BLANK}}$ ,  $\overline{\text{HSYNC}}$ ,  $\overline{\text{VSYNC}}$ ,  $\overline{\text{DVALID}}$ ,  $\overline{\text{VBIVALID}}$ , and  $\overline{\text{FIELD}}$  are output following the rising edge of CLK2.



NOTES:

- 16. Y<sub>0</sub> is the first active luminance pixel data of a line. Cb<sub>0</sub> and Cr<sub>0</sub> are first active chrominance pixel data in a line. Cb and Cr will alternate every cycle due to the 4:2:2 subsampling. Pixel data is not output during the blanking period.
- 17. Notice that  $\overline{DVALID}$  is not asserted during the preamble and that  $\overline{BLANK}$  is still asserted.
- 18. See table 5 for Status bit definitions.

FIGURE 14. OUTPUT TIMING FOR 8-BIT BT.656 MODE

TABLE 5. BT.656 EAV AND SAV SEQUENCES

PIXEL INPUT	P15	P14	P13	P12	P11	P10	P9	P8
Preamble	1	1	1	1	1	1	1	1
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
Status Word	1	F	V	H	P3	P2	P1	P0

NOTES:

- 19. P3 = V xor H; P2 = F xor H; P1 = F xor V; P0 = F xor V xor H
- 20. F: "0" = field 1; "1" = field 2
- 21. V: "1" during vertical blanking
- 22. H: "0" at SAV (start of active video); "1" at EAV (end of active video)

**Advanced Features**

In addition to digitizing an analog video signal the HMP8117 has hardware to process different types of Vertical Blanking Interval (VBI) data as described in the following sections.

**“Sliced” VBI Data Capture**

The HMP8117 implements “sliced” data capture of select types of VBI data. The VBI decoders incorporate detection hysteresis to prevent them from rapidly turning on and off due to noise and transmission errors. In order to handle real-world signals, the VBI decoders also compensate for DC offsets and amplitude variations.

**Closed Captioning**

During closed captioning capture, the scan lines containing captioning information are monitored. If closed captioning is enabled and captioning data is present, the caption data is loaded into the caption data registers.

**DETECTION OF CLOSED CAPTIONING**

The closed caption decoder monitors the appropriate scan lines looking for the clock run-in and start bits used by captioning. If found, it locks to the clock run-in, the caption

data is sampled and loaded into shift registers, and the data is then transferred to the caption data registers.

If the clock run-in and start bits are not found, it is assumed the scan line contains video data unless other VBI information is detected, such as teletext.

Once the clock run-in and start bits are found on the appropriate scan line for four consecutive odd fields, the Closed Captioning odd field Detect status bit is set to “1”. It is reset to “0” when the clock run-in and start bits are not found on the appropriate scan lines for four consecutive odd fields.

Once the clock run-in and start bits are found on the appropriate scan line for four consecutive even fields, the Closed Captioning even field Detect status bit is set to “1”. It is reset to “0” when the clock run-in and start bits are not found on the appropriate scan lines for four consecutive even fields.

**READING THE CAPTION DATA**

The caption data registers may be accessed in two ways: via the I<sup>2</sup>C interface or as BT.656 ancillary data.

**CAPTIONING DISABLED ON BOTH LINES**

In this case, any caption data present is ignored.

The Caption odd field Read status bit and the Caption even field Read status bit are always a "0".

**ODD FIELD CAPTIONING**

In this case, any caption data present on line 284 (or line 281 or 335 in the PAL modes) is ignored. Caption data present on line 21 (or line 18 or 22 in the PAL modes) is captured into a shift register then transferred to CLOSED CAPTION\_ODD\_A register 20<sub>H</sub> and CLOSED CAPTION\_ODD\_B register 21<sub>H</sub>.

The Caption even field Read status bit is always a "0". The Caption odd field Read status bit is set to "1" after data has been transferred from the shift register to the CLOSED CAPTION\_ODD\_A and CLOSED CAPTION\_ODD\_B registers. It is set to "0" after the data has been read out.

**EVEN FIELD CAPTIONING**

In this case, any caption data present on line 21 (or line 18 or 22 in the PAL modes) is ignored. Caption data present on line 284 (or line 281 or 335 in the PAL modes) is captured into a shift register then transferred to CLOSED CAPTION\_EVEN\_A register 22<sub>H</sub> and CLOSED CAPTION\_EVEN\_B register 23<sub>H</sub>.

The Caption odd field Read status bit is always a "0". The Caption even field Read status bit is set to "1" after data has been transferred from the shift register to the CLOSED CAPTION\_EVEN\_A and CLOSED CAPTION\_EVEN\_B registers. It is set to "0" after the data has been read out.

**ODD AND EVEN FIELD CAPTIONING**

Caption data present on line 21 (or line 18 or 22 in the PAL modes) is captured into a shift register then transferred to the CLOSED CAPTION\_ODD\_A and CLOSED CAPTION\_ODD\_B registers. Caption data present on line 284 (or line 281 or 335 in the PAL modes) is captured into a shift register then transferred to the CLOSED CAPTION\_EVEN\_A and CLOSED CAPTION\_EVEN\_B registers.

The Caption odd field Read status bit is set to "1" after data has been transferred from the shift register to the CLOSED CAPTION\_ODD\_A and CLOSED CAPTION\_ODD\_B registers. It is set to "0" after the data has been read out.

The Caption even field Read status bit is set to "1" after data has been transferred from the shift register to the CLOSED CAPTION\_EVEN\_A and CLOSED CAPTION\_EVEN\_B registers. It is set to "0" after the data has been read out.

**Widescreen Signalling (WSS)**

During WSS capture (ITU-R BT.1119 and EIAJ CPX-1204), the scan lines containing WSS information are monitored. If WSS is enabled and WSS data is present, the WSS data is loaded into the WSS data registers.

**DETECTION OF WSS**

The WSS decoder monitors the appropriate scan lines looking for the run-in and start codes used by WSS. If found, it locks to the run-in code, the WSS data is sampled and loaded into shift registers, and the data is then transferred to the WSS data registers.

If the run-in and start codes are not found, it is assumed the scan line contains video data unless other VBI information is detected, such as teletext.

Once the run-in and start codes are found on the appropriate scan line for four consecutive odd fields, the WSS Line 20 Detect status bit is set to "1". It is reset to "0" when the run-in and start codes are not found on the appropriate scan lines for four consecutive odd fields.

Once the run-in and start codes are found on the appropriate scan line for four consecutive even fields, the WSS Line 283 Detect status bit is set to "1". It is reset to "0" when the clock run-in and start bits are not found on the appropriate scan lines for four consecutive even fields.

**READING THE WSS DATA**

The WSS data registers may be accessed in two ways: via the I<sup>2</sup>C interface or as BT.656 ancillary data.

**WSS DISABLED ON BOTH LINES**

In this case, any WSS data present is ignored.

The WSS odd field Read status bit and the WSS even field Read status bit are always a "0".

**ODD FIELD WSS**

In this case, any WSS data present on line 283 (or line 280 or 336 in the PAL modes) is ignored. WSS data present on line 20 (or line 17 or 23 in the PAL modes) is captured into a shift register then transferred to the WSS\_ODD\_A and WSS\_ODD\_B data registers.

The WSS even field Read status bit is always a "0". The WSS odd field Read status bit is set to "1" after data has been transferred from the shift register to the WSS\_ODD\_A and WSS\_ODD\_B registers. It is set to "0" after the data has been read out.

**EVEN FIELD WSS**

In this case, any WSS data present on line 20 (or line 17 or 23 in the PAL modes) is ignored. WSS data present on line 283 (or line 280 or 336 in the PAL modes) is captured into a shift register then transferred to the WSS\_EVEN\_A and WSS\_EVEN\_B data registers.



The WSS odd field Read status bit is always a “0”. The WSS even field Read status bit is set to “1” after data has been transferred from the shift register to the WSS\_EVEN\_A and WSS\_EVEN\_B registers. It is set to “0” after the data has been read out.

**ODD AND EVEN WSS**

WSS data present on line 20 (or line 17 or 23 in the PAL modes) is captured into a shift register then transferred to the WSS\_ODD\_A and WSS\_ODD\_B registers. WSS data present on line 283 (or line 280 or 336 in the PAL modes) is captured into a shift register then transferred to the WSS\_EVEN\_A and WSS\_EVEN\_B registers.

The WSS odd field Read status bit is set to “1” after data has been transferred from the shift register to the WSS\_ODD\_A and WSS\_ODD\_B registers. It is set to “0” after the data has been read out.

The WSS even field Read status bit is set to “1” after data has been transferred from the shift register to the WSS\_EVEN\_A and WSS\_EVEN\_B registers. It is set to “0” after the data has been read out.

**BT.656 Ancillary Data**

Through the BT.656 interface the HMP8117 can generate non-active video data which contains CC, WSS, teletext or Real-Time Control Interface (RTCI) information. Teletext and RTCI data is only available as BT.656 ancillary data.


**VBIVALID Output Timing**

The  $\overline{VBIVALID}$  output is asserted when outputting Closed Captioning, Wide Screen Signalling, Teletext or RTCI data as BT.656 ancillary data. It is asserted during the entire BT.656 ancillary data packet time, including the preamble.

**BT.656 Closed Captioning and Wide Screen Signalling**

Table 6 illustrates the format when outputting the caption data registers as BT.656 ancillary data. The ancillary data is present during the horizontal blanking interval after the line containing the captioning information.

Table 7 illustrates the format when outputting the WSS data registers as BT.656 ancillary data. The ancillary data is present during the horizontal blanking interval after the line containing the WSS information.



**NOTES:**

- 23. BT.656 VBI ancillary starts with a 00H, FFH and FFH sequence which is opposite to the SAV/EAV sequence of FFH, 00H and 00H.
- 24. During active VBI data intervals,  $\overline{DVALLD}$  is deasserted and  $\overline{BLANK}$  is asserted.

**FIGURE 15. OUTPUT TIMING FOR BT.656 VBI DATA TRANSFERS (CC, WSS, TELETEXT, RTCI)**

TABLE 6. READING THE CLOSED CAPTION DATA AS BT.656 ANCILLARY DATA

PIXEL OUTPUT	P15	P14	P13	P12	P11	P10	P9	P8
Preamble	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1
	1	1	1	1	1	1	1	1
Data ID	P14	ep	1	1	0	0	0	0 = odd field data 1 = even field data
Data Block Number	P14	ep	0	0	0	0	0	1
Data Word Count	P14	ep	0	0	0	0	0	1
Caption Data	P14	ep	0	0	bit 15	bit 14	bit 13	bit 12
	P14	ep	0	0	bit 11	bit 10	bit 9	bit 8
	P14	ep	0	0	bit 7	bit 6	bit 5	bit 4
	P14	ep	0	0	bit 3	bit 2	bit 1	bit 0
CRC	P14	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

NOTES:

25. ep = even parity for P8-P13.

26. CRC = Sum of P8-P14 of Data ID through last user data word. Preset to all zeros, carry is ignored.

TABLE 7. OUTPUTTING THE SLICED WSS DATA AS BT.656 ANCILLARY DATA

PIXEL OUTPUT	P15	P14	P13	P12	P11	P10	P9	P8
Preamble	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1
	1	1	1	1	1	1	1	1
Data ID	P14	ep	1	1	0	0	1	0 = odd field data 1 = even field data
Data Block Number	P14	ep	0	0	0	0	0	1
Data Word Count	P14	ep	0	0	0	0	1	0
WSS Data	P14	ep	0	0	0	0	bit 13	bit 12
	P14	ep	0	0	bit 11	bit 10	bit 9	bit 8
	P14	ep	0	0	bit 7	bit 6	bit 5	bit 4
	P14	ep	0	0	bit 3	bit 2	bit 1	bit 0
WSS CRC Data	P14	ep	0	0	0	0	bit 5	bit 4
	P14	ep	0	0	bit 3	bit 2	bit 1	bit 0
	P14	ep	0	0	0	0	0	0
	P14	ep	0	0	0	0	0	0
CRC	P14	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

NOTES:

27. ep = even parity for P8-P13.

28. WSS CRC data = "00 0000" during PAL operation.

29. CRC = Sum of P8-P14 of Data ID through last user data word. Preset to all zeros, carry is ignored.

**Teletext**

The HMP8117 supports ITU-R BT.653 625-line and 525-line teletext system B, C and D capture. NABTS (North American Broadcast Teletext Specification) is the same as BT.653 525-line system C, which is also used to transmit Intel InterCast™ information. WST (World System Teletext) is the same as

BT.653 system B. Figure 16 shows the basic structure of a video signal that contains teletext data.

The scan lines containing teletext information are monitored. If teletext is enabled and teletext data is present, the teletext data is output as BT.656 ancillary data.

**DETECTION OF TELETEXT**

The teletext decoder monitors the scan lines, looking for the 16-bit clock run-in (sometimes referred to as the clock synchronization code) used by teletext. If found, it locks to the clock run-in, the teletext data is sampled and loaded into shift registers, and the data is then transferred to internal holding registers.


If the clock run-in is not found, it is assumed the scan line contains video data unless other VBI information is detected, such as WSS.

If a teletext clock run-in is found before line 23 or line 289 for NTSC and (M) PAL, or line 336 for (B, D, G, H, I, N, N<sub>C</sub>) PAL, the VBI Teletext Detect status bit is immediately set to "1". If not found by these lines, the status bit is immediately reset to "0".

**ACCESSING THE TELETEXT DATA**

The teletext data must be output as BT.656 ancillary data. The I<sup>2</sup>C interface does not have the bandwidth to output teletext information when needed.

Table 8 illustrates the teletext BT.656 ancillary data format and Figure 15 depicts the portion of the incoming teletext signal which is sliced and output as part of the ancillary data stream. The teletext data is present during the horizontal blanking interval after the line containing the teletext information. The actual BT.656 bytes that contain teletext data only contain 4 bits of the actual data packet. Note that only the data packet of Figure 16 is sent as ancillary data; the clock run-in is not included in the data stream.



**NOTES:**

- 30. The MSB is bit number: 271 for system C, 279 for system B 525-line and 343 for system B 625-line.
- 31. The clock run-in is 16 bits wide for both systems and is not included in the BT.656 ancillary data stream.
- 32. The bit rate is 5.727272 Mbits/s for system B and C on 525/60 systems and 6.9375 and 5.734375 Mbits/second respectively for 625/50 systems.
- 33. Teletext VBI Video Signal

**FIGURE 16. TELETEXT VBI VIDEO SIGNAL**

**TABLE 8. OUTPUTTING THE SLICED TELETEXT DATA AS BT.656 ANCILLARY DATA**

PIXEL INPUT	P15	P14	P13	P12	P11	P10	P9	P8	
Preamble	0	0	0	0	0	0	0	0	
	1	1	1	1	1	1	1	1	
	1	1	1	1	1	1	1	1	
Data ID	P14	ep	1	1	0	1	0	0	
Data Block Number	P14	ep	0	0	0	0	0	1	
Data Word Count	P14	ep	0	1	0	1	1	0	
Teletext Data (B, 625-line = 43 bytes) (B, 525-line = 35 bytes) (C = 34 bytes)	P14	ep	0 = 525-line 1 = 625-line	0 = system B 1 = system C	bit 343	bit 342	bit 341	bit 340	
	P14	ep	0	0	bit 339	bit 338	bit 337	bit 336	
	:								
	P14	ep	0	0	bit 7	bit 6	bit 5	bit 4	
	P14	ep	0	0	bit 3	bit 2	bit 1	bit 0	
Reserved	P14	ep	0	0	0	0	0	0	
	P14	ep	0	0	0	0	0	0	
CRC	P14	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	

**NOTES:**

- 34. ep = even parity for P8-P13.
- 35. CRC = Sum of P8-P14 of Data ID through last user data word. Preset to all zeros, carry is ignored.
- 36. For 525-line system B, bits 280-343 are "0".
- 37. For system C, bits 272-343 are "0".

**“RAW” VBI DATA CAPTURE**

“Raw” data capture of VBI data during blanked scan lines may be optionally implemented. In this instance, the active line time of blanked scan lines are sampled at the CLK2 rate, and output onto the pixel outputs. This permits software decoding of the VBI data to be done.

The line mask registers specify on which scan lines to generate “raw” VBI data. If the RAW VBI All bit is enabled, all the video lines are treated as raw VBI data, excluding the equalization and serration lines.

The start and end timing of capturing “raw” VBI data on a scan line is determined by the Start and End Raw VBI Registers. This allows the proper capture of “raw” VBI data regardless of the BLANK# output timing for active video.

The blanking level is subtracted from the “raw” VBI data samples, and the result is output onto the pixel outputs.

Note both “sliced” and “raw” VBI data may be available on the same line.

During NTSC operation, the first possible line of VBI data is lines 10 and 272, and the last possible lines are the last blanked scan lines. Lines 1-9 and 264-271 are always blanked.

During PAL (B, D, G, H, I, N, N<sub>C</sub>) operation, the first possible line of VBI data are lines 6 and 318, and the last possible lines are the last blanked scan lines. Lines 623-5 and 311-317 are always blanked.

**TABLE 9. OUTPUTTING RTCI AS BT.656 ANCILLARY DATA**

PIXEL INPUT	P15	P14	P13	P12	P11	P10	P9	P8
Preamble	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1
	1	1	1	1	1	1	1	1
Data ID	$\overline{P14}$	ep	1	1	0	1	0	1
Data Block Number	$\overline{P14}$	ep	0	0	0	0	0	1
Data Word Count	$\overline{P14}$	ep	0	0	0	0	1	1
HPLL Increment	$\overline{P14}$	ep	0	0	0	0	0	0
	$\overline{P14}$	ep	0	0	0	0	0	0
	$\overline{P14}$	ep	0	0	0	0	0	0
	$\overline{P14}$	ep	0	0	0	0	0	0
FSCPLL Increment	$\overline{P14}$	ep	PSW	0	bit 31	bit 30	bit 29	bit 28
	$\overline{P14}$	ep	F2 = 0	F1 = 0	bit 27	bit 26	bit 25	bit 24
	:							
	$\overline{P14}$	ep	0	0	bit 7	bit 6	bit 5	bit 4
	$\overline{P14}$	ep	0	0	bit 3	bit 2	bit 1	bit 0
CRC	$\overline{P14}$	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

**NOTES:**

38. ep = even parity for P8-P13.

39. CRC = Sum of P8-P14 of Data ID through last user data word. Preset to all zeros, carry is ignored.

During PAL (M) operation, the first possible line of VBI data is lines 7 and 269, and the last possible lines are the last blanked scan lines. Lines 523-6 and 261-268 are always blanked.

**Real Time Control Interface**

The Real Time Control Interface (RTCI) outputs timing information for a NTSC/PAL encoder as BT.656 ancillary data. This allows the encoder to generate “clean” output video.

RTCI information via BT.656 ancillary data is shown in Table 9. If enabled, this transfer occurs once per line and is completed before the start of the SAV sequence.

The PSW bit is always a “0” for NTSC encoding. During PAL encoding, it indicates the sign of V (“0” = negative; “1” = positive) for that scan line.

**Host Interface**

All internal registers may be written to or read by the host processor at any time, except for those bits identified as read-only. The bit descriptions for the control registers are listed beginning with Table 10.

The HMP8117 supports the fast-mode (up to 400kbps) I<sup>2</sup>C interface consisting of the SDA and SCL pins. The device acts as a slave for receiving and transmitting data over the serial interface. When the interface is not active, SCL and

SDA must be pulled high using external 4kΩ pull-up resistors. The SA input pin determines the slave address for the HMP8117. If the SA pin is pulled low, the address is 1000100x<sub>B</sub>. If the SA pin is pulled high through a 10kΩ pull-up resistor, the address is 1000101x<sub>B</sub>. (This 'x' bit in the address is the I<sup>2</sup>C read flag.)

Data is placed on the SDA line when the SCL line is low and held stable when the SCL line is pulled high. Changing the state of the SDA line while SCL is high will be interpreted as either an I<sup>2</sup>C bus START or STOP condition as indicated by Figure 18.

During I<sup>2</sup>C write cycles, the first data byte after the slave address is treated as the control register sub address and is written into the internal address register. Any remaining data bytes sent during an I<sup>2</sup>C write cycle are written to the control

registers, beginning with the register specified by the address register as given in the first byte. The address register is then auto-incremented after each additional data byte sent on the I<sup>2</sup>C bus during a write cycle. Writes to reserved bits within registers or reserved registers are ignored.

In order to perform a read from a specific control register within the HMP8117, an I<sup>2</sup>C bus write must first be performed to properly setup the address register. Then an I<sup>2</sup>C bus read can be performed to read from the desired control register(s). As a result of needing the write cycle for a read cycle there are actually two START conditions as shown in Figure 19. The address register is then auto-incremented after each byte read during the I<sup>2</sup>C read cycle. Reserved registers return a value of 00<sub>H</sub>.




FIGURE 17. I<sup>2</sup>C TIMING DIAGRAM




FIGURE 18. I<sup>2</sup>C SERIAL DATA FLOW




FIGURE 19. REGISTER WRITE/READ FLOW

**Control Registers**

TABLE 10. CONTROL REGISTER SUMMARY

SUB-ADDRESS	CONTROL REGISTER	RESET/DEFAULT VALUE	USE VALUE	COMMENTS
00 <sub>H</sub>	Product ID	16 <sub>H</sub> or 17 <sub>H</sub>		Returns last two digits of part number in hex format.
01 <sub>H</sub>	Input Format	19 <sub>H</sub>		Defaults to auto-detect of input video standard.
02 <sub>H</sub>	Output Format	00 <sub>H</sub>		Defaults to 16-bit YCbCr data format.
03 <sub>H</sub>	Output Control	00 <sub>H</sub>	C0 <sub>H</sub>	Set Bits 7-6 to enable data and timing outputs.
04 <sub>H</sub>	Genlock Control	09 <sub>H</sub>		Defaults to 27MHz CLK2, Rectangular Pixel Mode
05 <sub>H</sub>	Analog Input Control	10 <sub>H</sub>		Defaults to input signal select = CVBS1.
06 <sub>H</sub>	Color Processing	52 <sub>H</sub>		
08 <sub>H</sub>	Luma Processing	04 <sub>H</sub>		
0A <sub>H</sub>	Sliced VBI Data Enable	00 <sub>H</sub>		
0B <sub>H</sub>	Sliced VBI Data Output	00 <sub>H</sub>		
0C <sub>H</sub>	VBI Data Status	00 <sub>H</sub>		
0E <sub>H</sub>	Video Status	00 <sub>H</sub>		
0F <sub>H</sub>	Interrupt Mask	00 <sub>H</sub>		
10 <sub>H</sub>	Interrupt Status	00 <sub>H</sub>		
11 <sub>H</sub>	Raw VBI Control	00 <sub>H</sub>		
12 <sub>H</sub>	Raw VBI Start Count	7A <sub>H</sub>		
14 <sub>H</sub> /13 <sub>H</sub>	Raw VBI Stop Count MSB/LSB	03 <sub>H</sub> /4A <sub>H</sub>		
15 <sub>H</sub>	Raw VBI Line Mask_7_0	FE <sub>H</sub>		
16 <sub>H</sub>	Raw VBI Line Mask_15_8	1F <sub>H</sub>		
17 <sub>H</sub>	Raw VBI Line Mask_18_16	00 <sub>H</sub>		
18 <sub>H</sub>	Brightness	00 <sub>H</sub>		
19 <sub>H</sub>	Contrast	80 <sub>H</sub>		
1A <sub>H</sub>	Hue	00 <sub>H</sub>		

TABLE 10. CONTROL REGISTER SUMMARY (Continued)

SUB-ADDRESS	CONTROL REGISTER	RESET/DEFAULT VALUE	USE VALUE	COMMENTS
1B <sub>H</sub>	Saturation	80 <sub>H</sub>		
1C <sub>H</sub>	Color Gain Adjust	40 <sub>H</sub>		
1D <sub>H</sub>	Video Gain Adjust	80 <sub>H</sub>		
1E <sub>H</sub>	Sharpness	10 <sub>H</sub>		
1F <sub>H</sub>	Host Control	00 <sub>H</sub>		Set bit 7 for Soft Reset. Set bit 6 for Power Down.
20 <sub>H</sub> -23 <sub>H</sub>	Closed Caption Data Registers	80 <sub>H</sub>		
24 <sub>H</sub> -29 <sub>H</sub>	WSS Data & CRC Registers	00 <sub>H</sub>		
31 <sub>H</sub> /30 <sub>H</sub>	Start H_BLANK MSB/LSB	03 <sub>H</sub> /4A <sub>H</sub>	Table 3	BLANK programming changes for each video standard.
32 <sub>H</sub>	End H_BLANK	7A <sub>H</sub>	Table 3	(same as above)
34 <sub>H</sub> /33 <sub>H</sub>	Start V_BLANK MSB/LSB	01 <sub>H</sub> /02 <sub>H</sub>	Table 3	(same as above)
35 <sub>H</sub>	End V_BLANK	12 <sub>H</sub>	Table 3	(same as above)
36 <sub>H</sub>	End HSYNC	30 <sub>H</sub>	Table 3	(same as above)
37 <sub>H</sub>	HSYNC Detect Window	20 <sub>H</sub>	90 <sub>H</sub>	A wider window tolerates poorly timed video sources.
41 <sub>H</sub>	MV Control	26 <sub>H</sub>		
42 <sub>H</sub>	Reserved	00 <sub>H</sub>	30 <sub>H</sub>	Set bits 5-4 to 11 <sub>B</sub> for optimum performance.
50 <sub>H</sub>	Programmable Fractional Gain	0C <sub>H</sub>	21 <sub>H</sub>	A slower PFG improves AGC stability.
51 <sub>H</sub>	MV Stripe Gate	14 <sub>H</sub>		
52 <sub>H</sub>	Reserved	02 <sub>H</sub>	22 <sub>H</sub>	Set bit 5 to "1" for optimum performance.
53 <sub>H</sub>	AGC Hysteresis	00 <sub>H</sub>	F0 <sub>H</sub>	Larger hysteresis improves AGC stability.
7F <sub>H</sub>	Device Revision	01 <sub>H</sub>		Production baseline revision is 01 <sub>H</sub> .

Sub-Addresses: 40<sub>H</sub>, 43<sub>H</sub>-4F<sub>H</sub> are reserved. Reads from these registers may return non-zero values.

Sub-Addresses: 07<sub>H</sub>, 09<sub>H</sub>, 0D<sub>H</sub>, 2A<sub>H</sub>-2F<sub>H</sub>, 38<sub>H</sub>-3F<sub>H</sub> and 54<sub>H</sub>-7E<sub>H</sub> are unused. Reads from these registers return 00<sub>H</sub>. Writes are ignored.

TABLE 11. PRODUCT ID REGISTER

SUB ADDRESS = 00 <sub>H</sub>			
BIT NUMBER	FUNCTION	DESCRIPTION	RESET STATE
7-0	Product ID	This 8-bit register specifies the last two digits of the product number. Data written to this read-only register is ignored.	17 <sub>H</sub>

TABLE 12. INPUT FORMAT REGISTER.

SUB ADDRESS = 01 <sub>H</sub>			
BIT NUMBER	FUNCTION	DESCRIPTION	RESET STATE
7	Reserved		0 <sub>B</sub>
6-5	Video Timing Standard	These bits are read only unless bit 4 = "0". 00 = (M) NTSC 01 = (B, D, G, H, I, N) PAL 10 = (M) PAL 11 = Combination (N) PAL; also called (N <sub>C</sub> ) PAL	00 <sub>B</sub>
4	Auto Detect Video Standard	0 = Manual selection of video timing standard 1 = Auto detect of video timing standard	1 <sub>B</sub>
3	Setup Select	Typically, this bit should be a "1" during (M) NTSC and (M, N) PAL operation. Otherwise, it should be a "0". 0 = Video source has a 0 IRE blanking pedestal 1 = Video source has a 7.5 IRE blanking pedestal	1 <sub>B</sub>
2-1	Reserved		00 <sub>B</sub>

TABLE 12. INPUT FORMAT REGISTER.

SUB ADDRESS = 01 <sub>H</sub>			
BIT NUMBER	FUNCTION	DESCRIPTION	RESET STATE
0	Adaptive Sync Slice Enable	This bit specifies whether to use fixed or adaptive sync slicing. Adaptive sync slicing automatically determines the midpoint of the sync amplitude to determine timing. 0 = Fixed sync slicing 1 = Adaptive sync slicing	1 <sub>B</sub>

TABLE 13. OUTPUT FORMAT REGISTER.

SUB ADDRESS = 02 <sub>H</sub>			
BIT NUMBER	FUNCTION	DESCRIPTION	RESET STATE
7-5	Output Color Format	000 = 16-bit 4:2:2 YCbCr100 = 16-bit RGB 001 = 8-bit 4:2:2 YCbCr101 = reserved 010 = 8-bit parallel BT.656110 = reserved 011 = 15-bit RGB111 = reserved	000 <sub>B</sub>
4-3	RGB Gamma Select	These bits are ignored except during RGB output modes. 00 = Linear RGB (gamma of input source = 2.2) 01 = Linear RGB (gamma of input source = 2.8) 10 = Gamma-corrected RGB (gamma = gamma of input source) 11 = reserved	00 <sub>B</sub>
2-1	Output Color Select	00 = Normal operation 10 = Output black field 01 = Output blue field 11 = Output 75% color bars	00 <sub>B</sub>
0	Reserved	Set to "0" for proper operation. Vertical Pixel Siting control is not supported.	0 <sub>B</sub>

TABLE 14. OUTPUT CONTROL REGISTER.

SUB ADDRESS = 03 <sub>H</sub>			
BIT NUMBER	FUNCTION	DESCRIPTION	RESET STATE
7	Video Data Output Enable	This bit is used to enable the P0-P15 outputs. 0 = Outputs 3-stated. 1 = Outputs enabled	0 <sub>B</sub>
6	Video Timing Output Enable	This bit is used to enable the $\overline{\text{HSYNC}}$ , $\overline{\text{VSYNC}}$ , $\overline{\text{BLANK}}$ , $\overline{\text{FIELD}}$ , $\overline{\text{VBIVALID}}$ , $\overline{\text{DVALID}}$ , and $\overline{\text{INTREQ}}$ outputs. 0 = Outputs 3-stated. 1 = Outputs enabled	0 <sub>B</sub>
5	FIELD Polarity	0 = Active low (low during odd fields). 1 = Active high (high during odd fields)	0 <sub>B</sub>
4	$\overline{\text{BLANK}}$ Polarity	0 = Active low (low during blanking). 1 = Active high (high during blanking)	0 <sub>B</sub>
3	$\overline{\text{HSYNC}}$ Polarity	0 = Active low (low during horizontal sync). 1 = Active high (high during horizontal sync)	0 <sub>B</sub>
2	$\overline{\text{VSYNC}}$ Polarity	0 = Active low (low during vertical sync). 1 = Active high (high during vertical sync)	0 <sub>B</sub>
1	$\overline{\text{DVALID}}$ Polarity	0 = Active low (low during valid pixel data). 1 = Active high (high during valid pixel data)	0 <sub>B</sub>
0	$\overline{\text{VBIVALID}}$ Polarity	0 = Active low (low during VBI data). 1 = Active high (high during VBI data)	0 <sub>B</sub>



TABLE 15. GENLOCK CONTROL REGISTER

SUB ADDRESS = 04 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	Aspect Ratio Mode	0 = Rectangular (BT.601) pixels 1 = Square pixels	0 <sub>B</sub>
6	Freeze Output Timing Enable	Setting this bit to a "1" freezes the output timing at the end of the field. Resetting this bit to a "0" resumes normal operation at the start of the next field. 0 = Normal operation 1 = Freeze output timing	0 <sub>B</sub>
5	DVALID Duty Cycle Control (DVLD_DCYC)	This bit is ignored during the 8-bit YCbCr and BT.656 output modes. During 16-bit YCbCr, 15-bit RGB, or 16-bit RGB output modes, this bit is defined as: 0 = DVALID has 50/50 duty cycle at the pixel output data rate 1 = DVALID goes active based on line-lock. This will cause DVALID to not have a 50/50 duty cycle. This bit is intended to be used in maintaining backward compatibility with the HMP8112A DVALID output timing.	0 <sub>B</sub>
4	DVALID Line Timing Control (DVLD_LTC)	During 16-bit YCbCr, 15-bit RGB, or 16-bit RGB output modes, this bit is defined as: 0 = DVALID present only during active video time on active scan lines 1 = DVALID present the entire scan line time on all scan lines During the 8-bit YCbCr and BT.656 output modes, this bit defines the DVALID output as: 0 = Normal timing 1 = DVALID signal ANDed with CLK2	0 <sub>B</sub>
3	Missing HSYNC Detect Select	This bit specifies the number of missing horizontal sync pulses before entering horizontal lock acquisition mode. 0 = 12 pulses 1 = 1 pulse	1 <sub>B</sub>
2	Missing VSYNC Detect Select	This bit specifies the number of missing vertical sync pulses before entering vertical lock acquisition mode. 0 = 3 pulses 1 = 1 pulse	0 <sub>B</sub>
1-0	CLK2 Frequency	This bit indicates the frequency of the CLK2 input clock. 00 = 24.54MHz 10 = 29.5MHz 01 = 27.0MHz 11 = Reserved	01 <sub>B</sub>

TABLE 16. ANALOG INPUT CONTROL REGISTER

SUB ADDRESS = 05 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Lock Loss Video Gain Select	If bits 5-4 do not equal "01", these bits indicate what mode the AGC circuitry will be after loss of sync. If bits 5-4 equal "01", these bits are ignored. 00 = Automatic gain control: bits 5-4 will be reset to "01" 01 = Maintain fixed gain: bits 5-4 will not be changed 10 = Normal AGC switching to fixed gain after lock achieved: bits 5-4 will not be reset to "01" unless they indicated "freeze automatic gain control" 11 = reserved	00 <sub>B</sub>
5-4	Video Gain Control Select	00 = Fixed 1x gain 01 = Automatic gain control 10 = Fixed gain control. (Use gain factor from Video Gain Adjust register 1D <sub>H</sub> .) 11 = Freeze automatic gain control	01 <sub>B</sub>
3	Digital Anti-Alias Filter Control	0 = Internal digital anti-alias filter is active. 1 = Internal digital anti- alias filter is bypassed. (Not Recommended)	0 <sub>B</sub>
2-0	Video Signal Input Select	000 = CVBS1 001 = CVBS2 010 = CVBS3 011 = S-video 1XX = reserved	000 <sub>B</sub>

TABLE 17. COLOR PROCESSING REGISTER

SUB ADDRESS = 06 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Digital Color Gain Control Select	00 = No gain control (gain = 1x) 01 = Automatic gain control 10 = Fixed gain control. (Use gain factor from Color Gain Adjust register 1C <sub>H</sub> .) 11 = Freeze automatic gain control	01 <sub>B</sub>
5-4	Color Killer Select	00 = Force color on 01 = Enable color killer 10 = reserved 11 = Force color off	01 <sub>B</sub>
3-2	Color Coring Select	Coring may be used to reduce low-level noise in the CbCr signals. 00 = No coring 01 = 1 code coring 10 = 2 code coring 11 = 3 code coring	00 <sub>B</sub>
1	Contrast Control Select	This bit specifies whether the contrast control affects just the Y data ("0") or both the Y and CbCr data ("1"). To avoid color shifts when changing contrast, this bit should be a "1". 0 = Contrast controls only Y data 1 = Contrast controls Y and CbCr data	1 <sub>B</sub>
0	Color Low-Pass Filter Select	This bit selects the bandwidth of the CbCr data. 0 = 850kHz 1 = 1.5MHz	0 <sub>B</sub>

TABLE 18. LUMA PROCESSING REGISTER

SUB ADDRESS = 08 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Y Filtering Select	The chroma trap filter may be used to remove any residual color subcarrier information from the Y channel. During S-video operation, it should be disabled. During PAL operation, it should be enabled. The 3MHz low-pass filter may be used to remove high-frequency noise. 00 = No filtering 01 = Enable chroma trap filter 10 = Enable 3.0MHz low-pass filter 11 = reserved	00 <sub>B</sub>
5-4	Black Level Y Coring Select	Coring may be used to reduce low-level noise around black in the Y signal. 00 = No coring 01 = 1 code coring 10 = 2 code coring 11 = 3 code coring	00 <sub>B</sub>
3-2	High Frequency Y Coring Select	Coring may be used to reduce high-frequency low-level noise in the Y signal. 00 = No coring 01 = 1 code coring 10 = 2 code coring 11 = 3 code coring	01 <sub>B</sub>
1-0	Sharpness Frequency Select	Specifies the amount of sharpness to be applied per the Sharpness Adjust register 1E <sub>H</sub> . 00 = Bypass sharpness control 01 = Maximum gain at color F <sub>SC</sub> 10 = Maximum gain at 2.6MHz 11 = reserved	00 <sub>B</sub>

TABLE 19. SLICED VBI DATA ENABLE REGISTER

SUB ADDRESS = 0A <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Sliced Closed Captioning Enable	00 = Closed caption disabled 01 = Closed caption enabled for odd fields: line 21 for NTSC, line 18 for (M) PAL, or line 22 for (B, D, G, H, I, N, N <sub>C</sub> ) PAL 10 = Closed caption enabled for even fields: line 284 for NTSC, line 281 for (M) PAL, or line 335 for (B, D, G, H, I, N, N <sub>C</sub> ) PAL 11 = Closed caption enabled for both odd and even fields	00 <sub>B</sub>
5-4	Sliced WSS Enable	00 = WSS disabled 01 = WSS enabled for odd fields: line 20 for NTSC; line 17 for (M) PAL, or line 23 for (B, D, G, H, I, N, N <sub>C</sub> ) PAL 10 = WSS enabled for even fields: line 283 for NTSC, line 280 for (M) PAL, or line 336 for (B, D, G, H, I, N, N <sub>C</sub> ) PAL 11 = WSS enabled for both odd and even fields	00 <sub>B</sub>
3-2	Sliced Teletext Enable	00 = Teletext disabled 01 = Teletext system C enabled 10 = Teletext system B enabled 11 = Teletext system D enabled	00 <sub>B</sub>
1-0	Reserved		00 <sub>B</sub>

TABLE 20. SLICED VBI DATA OUTPUT REGISTER

SUB ADDRESS = 0B <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	Sliced Closed Caption BT.656 Output Enable	If set to "1", this bit enables output of sliced closed captioning via BT.656 ancillary data. Closed captioning must be enabled by the Sliced VBI Data Enable register 0A <sub>H</sub> . Access via the I <sup>2</sup> C interface is always available.	0 <sub>B</sub>
6	Sliced WSS BT.656 Output Enable	If set to "1", this bit enables output of sliced WSS via BT.656 ancillary data. WSS must be enabled by the Sliced VBI Data Enable register 0A <sub>H</sub> . Access via the I <sup>2</sup> C interface is always available.	0 <sub>B</sub>
5	Sliced Teletext BT.656 Output Enable	If set to "1", this bit enables output of sliced teletext via BT.656 ancillary data. Teletext data is not available via the I <sup>2</sup> C interface.	0 <sub>B</sub>
4-1	Reserved		0000 <sub>B</sub>
0	RTCI BT.656 Output Enable	If set to "1", this bit enables output of RTCI data as BT.656 ancillary data.	0 <sub>B</sub>

TABLE 21. VBI DATA STATUS REGISTER

SUB ADDRESS = 0C <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	CC Odd Field Detect Status	This bit is read-only. Data written to this bit is ignored. If set to "1", Closed Captioning (CC) data is detected on the odd field.	0 <sub>B</sub>
6	CC Even Field Detect Status	This bit is read-only. Data written to this bit is ignored. If set to "1", Closed Captioning (CC) data is detected on the even field.	0 <sub>B</sub>
5	WSS Odd Field Detect Status	This bit is read-only. Data written to this bit is ignored. If set to "1", Wide Screen Signalling (WSS) data is detected on the odd field.	0 <sub>B</sub>
4	WSS Even Field Detect Status	This bit is read-only. Data written to this bit is ignored. If set to "1", Wide Screen Signalling (WSS) data is detected on the even field.	0 <sub>B</sub>
3	VBI Teletext Detect Status	This bit is read-only. Data written to this bit is ignored. If set to "1", Teletext data is detected during the vertical blanking interval.	0 <sub>B</sub>
2-0	Reserved		000 <sub>B</sub>

TABLE 22. VIDEO STATUS REGISTER

SUB ADDRESS = 0E <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	Vertical Lock Status	This bit is read-only. Data written to this bit is ignored. If set to "1", the decoder is vertically locked to the input signal.	0 <sub>B</sub>
6	Horizontal Lock Status	This bit is read-only. Data written to this bit is ignored. If set to "1", the decoder is horizontally locked to the input signal.	0 <sub>B</sub>
5	Color Lock Status	This bit is read-only. Data written to this bit is ignored. If set to "1", the decoder is chroma locked to the input signal.	0 <sub>B</sub>
4	Input Video Detect Status	This bit is read-only. Data written to this bit is ignored. If set to "1", video is detected on the input signal.	0 <sub>B</sub>
3-1	MV Detection Status	These bits are read-only. Data written to this bit is ignored. 000 <sub>B</sub> = No MV present 001 <sub>B</sub> = PSP present, No Stripes 010 <sub>B</sub> = PSP present, 2-Line Stripes 011 <sub>B</sub> = PSP present, 4-line Stripes 100 <sub>B</sub> = reserved 101 <sub>B</sub> = reserved 110 <sub>B</sub> = No PSP present, 2-line Stripes (invalid MV scheme, may indicate false detection) 111 <sub>B</sub> = No PSP present, 4-line Stripes (invalid MV scheme, may indicate false detection)	000 <sub>B</sub>
0	Auto Detect Video Standard Status	This bit is read-only. Data written to this bit is ignored. If set to "1", the decoder determined the video standard on the input signal. This bit is enabled by the Input Format Register 01 <sub>H</sub> bit 4.	0 <sub>B</sub>

TABLE 23. INTERRUPT MASK REGISTER

SUB ADDRESS = 0F <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	Genlock Loss Interrupt Mask	If set to "1", an interrupt is enabled for the loss of genlock.	0 <sub>B</sub>
6	Input Signal Loss Interrupt Mask	If set to "1", an interrupt is enabled for the loss of input video signal.	0 <sub>B</sub>
5	Closed Caption Interrupt Mask	If set to "1", an interrupt is enabled for new data in the closed caption data registers.	0 <sub>B</sub>
4	WSS Interrupt Mask	If set to "1", an interrupt is enabled for new data in the WSS data registers.	0 <sub>B</sub>
3	Teletext Interrupt Mask	If set to "1", an interrupt is enabled for the detection of teletext data in the current field.	0 <sub>B</sub>
2	MV Interrupt Mask	If set to "1", an interrupt is enabled for a change in the MV Detection Status Register 0E <sub>H</sub> .	0 <sub>B</sub>
1	Auto Detect Video Standard Interrupt Mask	If set to "1", an interrupt is enabled for the successful auto detection of a video standard.	0 <sub>B</sub>
0	Vertical Sync Interrupt Mask	If set to "1", an interrupt is enabled for the start of a new field.	0 <sub>B</sub>

TABLE 24. INTERRUPT STATUS REGISTER

SUB ADDRESS = 10 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	Genlock Loss Interrupt Status	If set to "1", this bit indicates the interrupt request was due to a loss of genlock. To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>
6	Input Signal Loss Interrupt Status	If set to "1", this bit indicates the interrupt request was due to a loss of input video signal. To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>
5	Closed Caption Interrupt Status	If set to "1", this bit indicates the interrupt request was due to new data in the closed caption data registers. To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>
4	WSS Interrupt Status	If set to "1", this bit indicates the interrupt request was due to new data available in the WSS data registers. To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>
3	Teletext Interrupt Status	If set to "1", this bit indicates the interrupt request was due to the detection of teletext data in the current field. To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>
2	MV Interrupt Status	If set to "1", this bit indicates the interrupt request was due to a change in the MV Detection Status of register 0E <sub>H</sub> . To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>
1	Auto Detect Video Standard Interrupt Status	If set to "1", this bit indicates the interrupt request was due to the successful auto detection of a video standard. To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>
0	Vertical Sync Interrupt Status	If set to "1", this bit indicates the interrupt request was due to the start of a new field. To clear the interrupt request, a "1" must be written to this bit.	0 <sub>B</sub>

TABLE 25. RAW VBI CONTROL REGISTER

SUB ADDRESS = 11 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-4	Reserved		0000 <sub>B</sub>
3	RAW Preamble Enable	If set to "1", enables a four byte preamble in the RAW VBI data stream. The preamble format is FF <sub>H</sub> , CNT1, CNT2 and 00H, where: CNT1: Bit 7 = even parity bar, Bit 6 = even parity[5-0], Bit 5 = 0, Bit 4 = Field (0=Odd, 1=Even), Bits 3 -0 =Linecount[8-4]. CNT2: Bit 7 = even parity bar, Bit 6 = even parity [5-0], Bits 5-4 = 00 Bits 3-0 = Linecount[3-0].	0 <sub>B</sub>
2	RAW VBI All	If set to "1", all the video lines (full field) are converted to RAW VBI data. If set to "0", only the lines enabled by the RAW VBI LINE MASK registers are converted to RAW VBI data.	0 <sub>B</sub>
1	RAW VBI Even Field	If set to "1", even field lines are converted to RAW VBI data as specified by the RAW VBI All bit and the RAW VBI LINE MASK registers. If set to "0", the even field lines are excluded from the RAW VBI data stream.	0 <sub>B</sub>
0	RAW VBI Odd Field	If set to "1", odd field lines are converted to RAW VBI data as specified by the RAW VBI All bit and the RAW VBI LINE MASK registers. If set to "0", the odd field lines are excluded from the RAW VBI data stream.	0 <sub>B</sub>

TABLE 26. RAW VBI START COUNT REGISTER

SUB ADDRESS = 12 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Raw VBI Start Count	Specifies the start of the raw VBI data sampling window in two CLK2 period steps from the leading edge of HSYNC.	7A <sub>H</sub>

TABLE 27. RAW VBI STOP COUNT LSB REGISTER

SUB ADDRESS = 13 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Raw VBI Stop Count LSB	This 8-bit register is cascaded with Raw VBI Stop Count MSB (below) to form a 10-bit stop count value. The stop count specifies the end of the raw VBI data sampling window in two CLK2 period steps from the leading edge of HSYNC.	4A <sub>H</sub>

TABLE 28. RAW VBI STOP COUNT MSB REGISTER

SUB ADDRESS = 14 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-2	Reserved		000000 <sub>B</sub>
1-0	Raw VBI Stop Count MSB	This 2-bit register is cascaded with Raw VBI Stop Count LSB (above) to form a 10-bit stop count value. The stop count specifies the end of the raw VBI data sampling window in two CLK2 period steps from the leading edge of HSYNC.	11 <sub>B</sub>

TABLE 29. RAW VBI LINE MASK\_7\_0 REGISTER

SUB ADDRESS = 15 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Raw VBI Line Mask_7_0	A "1" in each bit position enables raw VBI capture for a corresponding input video line. Refer to Table 32 below.	FE <sub>H</sub>

TABLE 30. RAW VBI LINE MASK\_15\_8 REGISTER

SUB ADDRESS = 16 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Raw VBI Line Mask_15_8	A "1" in each bit position enables raw VBI capture for a corresponding input video line. Refer to Table 32 below.	1F <sub>H</sub>

TABLE 31. RAW VBI LINE MASK\_18\_16 REGISTER

SUB ADDRESS = 17 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-3	Reserved		00000 <sub>B</sub>
2-0	Raw VBI Line Mask_18_16	A "1" in each bit position enables raw VBI capture for a corresponding input video line. Refer to Table 32 below.	000 <sub>B</sub>

TABLE 32. RAW VBI MASK DEFINITIONS

MASK (Register = Default)	MASK_18_16 (Reg. 17H)			MASK_15_8 (Register 16H)								MASK_7_0 (Register 15H)							
	REGISTER BIT	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1
Mask Bit	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NTSC (Odd) Line#	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9
NTSC (Even) Line#	290	289	288	287	286	285	284	283	282	281	280	279	278	277	276	275	274	273	272
PAL (Odd) Line#	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
PAL (Even) Line#	336	335	334	333	332	331	330	329	328	327	326	325	324	323	322	321	320	319	318

TABLE 33. BRIGHTNESS REGISTER

SUB ADDRESS = 18H			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	Reserved		0 <sub>B</sub>
6-0	Brightness Adjust	These bits control the brightness. They may have a value of +63 ("011 1111") to -64 ("100 0000"), with positive values increasing brightness. A value of 0 ("000 0000") has no effect on the data.	0000000 <sub>B</sub>

TABLE 34. CONTRAST REGISTER

SUB ADDRESS = 19H			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Contrast Adjust	These bits control the contrast. They may have a value of 0x ("0000 0000") to 1.992x ("1111 1111"). A value of 1x ("1000 0000") has no effect on the data.	80 <sub>H</sub>

TABLE 35. HUE REGISTER

SUB ADDRESS = 1AH			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Hue Adjust	These bits control the color hue. They may have a value of +30 degrees ("0111 1111") to -30 degrees ("1111 1111"). A value of 0 degrees ("0000 0000") has no effect on the color data.	00 <sub>H</sub>

TABLE 36. SATURATION REGISTER

SUB ADDRESS = 1BH			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Saturation Adjust	These bits control the color saturation. They may have a value of 0x ("0000 0000") to 1.992x ("1111 1111"). A value of 1x ("1000 0000") has no effect on the color data. A value of 0x ("0000 0000") disables the color information.	80 <sub>H</sub>

TABLE 37. COLOR GAIN ADJUST REGISTER

SUB ADDRESS = 1CH			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Color Gain Adjust	These bits control the amount of digital gain applied to the color difference (CbCr) signals. They may have a value of 0.5x ("0010 0000") to 3.98x ("1111 1111"). A value of 1x ("0100 0000") has no effect on the data. This register enabled by the selection of "fixed gain control" mode in the Color Processing register 06H.	40 <sub>H</sub>

TABLE 38. VIDEO GAIN ADJUST REGISTER

SUB ADDRESS = 1D <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Video Gain Adjust	This register is enabled by the selection of "fixed gain control" mode in the Analog Input Control register 05 <sub>H</sub> bits 7-4. The value of this register selects a combined analog attenuation and a digital gain factor which is applied to both Luma and Chroma input channels. The gain factor is selected from nonlinear lookup table and may range in value from 0.5x (CE <sub>H</sub> ) to 1.99x (33 <sub>H</sub> ). Refer to Table 39 below. The Register Values in <i>italics</i> below mark the approximate analog attenuation ladder switching points.	80 <sub>H</sub>

TABLE 39. VIDEO GAIN REGISTER LOOKUP TABLE

Video Gain	Reg. Value	Video Gain	Reg. Value	Video Gain	Reg. Value	Video Gain	Reg. Value	Video Gain	Reg. Value	Video Gain	Reg. Value
0.50	206/CE <sub>H</sub>	0.67	153/99 <sub>H</sub>	0.84	123/7B <sub>H</sub>	1.03	100/64 <sub>H</sub>	1.23	83/53 <sub>H</sub>	1.55	66/42 <sub>H</sub>
0.51	202/CA <sub>H</sub>	0.68	151/97 <sub>H</sub>	0.85	121/79 <sub>H</sub>	1.04	99/63 <sub>H</sub>	1.25	82/52 <sub>H</sub>	1.57	65/41 <sub>H</sub>
0.52	197/C5 <sub>H</sub>	0.69	150/96 <sub>H</sub>	0.86	119/77 <sub>H</sub>	1.05	98/62 <sub>H</sub>	1.27	81/51 <sub>H</sub>	1.59	64/40 <sub>H</sub>
0.53	193/C1 <sub>H</sub>	0.70	147/93 <sub>H</sub>	0.87	118/76 <sub>H</sub>	1.06	97/61 <sub>H</sub>	1.28	80/50 <sub>H</sub>	1.63	63/3F <sub>H</sub>
0.54	191/BF <sub>H</sub>	0.71	145/91 <sub>H</sub>	0.88	117/75 <sub>H</sub>	1.07	96/60 <sub>H</sub>	1.30	79/4F <sub>H</sub>	1.65	62/3E <sub>H</sub>
0.55	187/BB <sub>H</sub>	0.72	143/8F <sub>H</sub>	0.89	115/73 <sub>H</sub>	1.08	95/5F <sub>H</sub>	1.31	78/4E <sub>H</sub>	1.67	61/3D <sub>H</sub>
0.56	183/B7 <sub>H</sub>	0.73	141/8D <sub>H</sub>	0.90	114/72 <sub>H</sub>	1.09	94/5E <sub>H</sub>	1.33	77/4D <sub>H</sub>	1.70	60/3C <sub>H</sub>
0.57	180/B4 <sub>H</sub>	0.74	139/8B <sub>H</sub>	0.91	113/71 <sub>H</sub>	1.10	93/5D <sub>H</sub>	1.34	76/4C <sub>H</sub>	1.73	59/3B <sub>H</sub>
0.58	178/B2 <sub>H</sub>	0.75	137/89 <sub>H</sub>	0.92	111/6F <sub>H</sub>	1.12	92/5C <sub>H</sub>	1.37	75/4B <sub>H</sub>	1.76	58/3A <sub>H</sub>
0.59	174/AE <sub>H</sub>	0.76	136/88 <sub>H</sub>	0.94	110/6E <sub>H</sub>	1.13	91/5B <sub>H</sub>	1.38	74/4A <sub>H</sub>	1.79	57/39 <sub>H</sub>
0.60	171/AB <sub>H</sub>	0.77	134/86 <sub>H</sub>	0.95	109/6D <sub>H</sub>	1.14	90/5A <sub>H</sub>	1.40	73/49 <sub>H</sub>	1.82	56/38 <sub>H</sub>
0.61	169/A9 <sub>H</sub>	0.78	132/84 <sub>H</sub>	0.96	107/6B <sub>H</sub>	1.15	89/59 <sub>H</sub>	1.42	72/48 <sub>H</sub>	1.86	55/37 <sub>H</sub>
0.62	167/A7 <sub>H</sub>	0.79	130/82 <sub>H</sub>	0.97	106/6A <sub>H</sub>	1.16	88/58 <sub>H</sub>	1.44	71/47 <sub>H</sub>	1.89	54/36 <sub>H</sub>
0.63	164/A4 <sub>H</sub>	0.80	128/80 <sub>H</sub>	0.98	104/68 <sub>H</sub>	1.18	87/57 <sub>H</sub>	1.46	70/46 <sub>H</sub>	1.93	53/35 <sub>H</sub>
0.64	161/A1 <sub>H</sub>	0.81	126/7E <sub>H</sub>	1.00	103/67 <sub>H</sub>	1.20	86/56 <sub>H</sub>	1.48	69/45 <sub>H</sub>	1.97	52/34 <sub>H</sub>
0.65	159/9F <sub>H</sub>	0.82	125/7D <sub>H</sub>	1.01	102/66 <sub>H</sub>	1.21	85/55 <sub>H</sub>	1.51	68/44 <sub>H</sub>	1.99	51/33 <sub>H</sub>
0.66	156/9C <sub>H</sub>	0.83	124/7C <sub>H</sub>	1.02	101/65 <sub>H</sub>	1.22	84/54 <sub>H</sub>	1.52	67/43 <sub>H</sub>		

TABLE 40. SHARPNESS ADJUST REGISTER

SUB ADDRESS = 1E <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Reserved		00 <sub>B</sub>
5-0	Sharpness Adjust	Specifies the amount of high frequency gain control for luminance signals (either 2.6MHz or F <sub>SC</sub> ), as determined by the Luma Processing register 08 <sub>H</sub> . The gain ranges from +12dB (11 1111 <sub>B</sub> ) to -12dB (00 0100 <sub>B</sub> ). A value of 0dB ("01 0000") has no effect on the data.	010000 <sub>B</sub>



TABLE 41. HOST CONTROL REGISTER

SUB ADDRESS = 1F <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	Software Reset	When this bit is set to 1, the entire device except the I <sup>2</sup> C bus is reset to a known state exactly like the RESET input going active. The software reset will initialize all register bits to their reset state. Once set this bit is self clearing. This bit is cleared on power-up by the external RESET pin.	0 <sub>B</sub>
6	Power Down	When this bit is set to a 1, the entire device is shut down except the I <sup>2</sup> C bus by gating off the clock. For normal decoding operations this bit should be set to a 0.	0 <sub>B</sub>
5	Closed Caption Odd Field Read Status	This bit is read-only. Data written to this bit is ignored. The bit is cleared when the caption data has been read out via the I <sup>2</sup> C interface or as BT.656 ancillary data. 0 = No new caption data 1 = Caption_ODD_A and Caption_ODD_B data registers contain new data.	0 <sub>B</sub>
4	Closed Caption Even Field Read Status	This bit is read-only. Data written to this bit is ignored. The bit is cleared when the caption data has been read out via the I <sup>2</sup> C interface or as BT.656 ancillary data. 0 = No new caption data 1 = Caption_EVEN_A and Caption_EVEN_B data registers contain new data.	0 <sub>B</sub>
3	WSS Odd Field Read Status	This bit is read-only. Data written to this bit is ignored. The bit is cleared when the WSS data has been read out via the I <sup>2</sup> C interface or as BT.656 ancillary data. 0 = No new WSS data 1 = WSS_ODD_A and WSS_ODD_B data registers contain new data.	0 <sub>B</sub>
2	WSS Even Field Read Status	This bit is read-only. Data written to this bit is ignored. The bit is cleared when the WSS data has been read out via the I <sup>2</sup> C interface or as BT.656 ancillary data. 0 = No new WSS data 1 = WSS_EVEN_A and WSS_EVEN_B data registers contain new data.	0 <sub>B</sub>
1-0	Reserved		00 <sub>B</sub>

TABLE 42. CLOSED CAPTION\_ODD\_A DATA REGISTER

SUB ADDRESS = 20 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Odd Field Caption Data	If odd field captioning is enabled and present, this register is loaded with the first eight bits of caption data on line 18, 21, or 22. Bit 0 corresponds to the first bit of caption information. Data written to this register is ignored.	80 <sub>H</sub>

TABLE 43. CLOSED CAPTION\_ODD\_B DATA REGISTER

SUB ADDRESS = 21 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
15-8	Odd Field Caption Data	If odd field captioning is enabled and present, this register is loaded with the second eight bits of caption data on line 18, 21, or 22. Data written to this register is ignored.	80 <sub>H</sub>

TABLE 44. CLOSED CAPTION\_EVEN\_A DATA REGISTER

SUB ADDRESS = 22 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Even Field Caption Data	If even field captioning is enabled and present, this register is loaded with the first eight bits of caption data on line 281, 284, or 335. Bit 0 corresponds to the first bit of caption information. Data written to this register is ignored.	80 <sub>H</sub>

TABLE 46. CLOSED CAPTION\_EVEN\_B DATA REGISTER

SUB ADDRESS = 23 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
15-8	Even Field Caption Data	If even field captioning is enabled and present, this register is loaded with the second eight bits of caption data on line 281, 284, or 335. Data written to this register is ignored.	80 <sub>H</sub>

TABLE 47. WSS\_ODD\_A DATA REGISTER

SUB ADDRESS = 24 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Odd Field WSS Data	If odd field WSS is enabled and present, this register is loaded with the first eight bits of WSS information on line 17, 20, or 23. Bit 0 corresponds to the first bit of WSS information. Data written to this register is ignored.	00 <sub>H</sub>

TABLE 48. WSS\_ODD\_B DATA REGISTER

SUB ADDRESS = 25 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
15-14	Reserved		00 <sub>B</sub>
13-8	Odd Field WSS Data	If odd field WSS is enabled and present, this register is loaded with the second six bits of WSS information on line 17, 20, or 23. Data written to this register is ignored.	000000 <sub>B</sub>

TABLE 49. WSS\_CRC\_ODD DATA REGISTER

SUB ADDRESS = 26 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Reserved		00 <sub>B</sub>
5-0	Odd Field WSS CRC Data	If odd field WSS is enabled and present during NTSC operation, this register is loaded with the six bits of CRC information on line 20. It is always a "000000" during PAL operation. Data written to this register is ignored.	000000 <sub>B</sub>

TABLE 50. WSS\_EVEN\_A DATA REGISTER

SUB ADDRESS = 27 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Even Field WSS Data	If even field WSS is enabled and present, this register is loaded with the first eight bits of WSS information on line 280, 283, or 336. Bit 0 corresponds to the first bit of WSS information. Data written to this register is ignored.	00 <sub>H</sub>

TABLE 51. WSS\_EVEN\_B DATA REGISTER

SUB ADDRESS = 28 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
15-14	Reserved		00 <sub>B</sub>
13-8	Even Field WSS Data	If even field WSS is enabled and present, this register is loaded with the second six bits of WSS information on line 280, 283, or 336. Data written to this register is ignored.	000000 <sub>B</sub>

TABLE 52. WSS\_CRC\_EVEN DATA REGISTER

SUB ADDRESS = 29 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Reserved		00 <sub>B</sub>
5-0	Even Field WSS CRC Data	If even field WSS is enabled and present during NTSC operation, this register is loaded with the six bits of CRC information on line 283. It is always a "000000" during PAL operation. Data written to this register is ignored.	000000 <sub>B</sub>

TABLE 53. START H\_BLANK LSB REGISTER

SUB ADDRESS = 30 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Assert $\overline{\text{BLANK}}$ Output Signal	This 8-bit register is cascaded with Start H_BLANK High Register to form a 10-bit start horizontal blank REGISTER. It specifies the horizontal count (in 1x clock cycles) at which to assert $\overline{\text{BLANK}}$ each scan line. Bit 0 is always a "0", so the start of horizontal blanking may only be done with two pixel resolution. The leading edge of $\overline{\text{HSYNC}}$ is count 000 <sub>H</sub> .	4A <sub>H</sub>

TABLE 54. START H\_BLANK MSB REGISTER

SUB ADDRESS = 31 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
15-10	Reserved		000000 <sub>B</sub>
9-8	Assert $\overline{\text{BLANK}}$ Output Signal	This 2-bit register is cascaded with Start H_BLANK Low Register to form a 10-bit start horizontal blank register. It specifies the horizontal count (in 1x clock cycles) at which to assert $\overline{\text{BLANK}}$ each scan line. The leading edge of $\overline{\text{HSYNC}}$ is count 000 <sub>H</sub> .	11 <sub>B</sub>

TABLE 55. END H\_BLANK REGISTER

SUB ADDRESS = 32 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Negate $\overline{\text{BLANK}}$ Output Signal	This 8-bit register specifies the horizontal count (in 1x clock cycles) to negate $\overline{\text{BLANK}}$ each scan line. For proper operation, bit 0 must always be set to "0"; therefore, the end of horizontal blanking may only set with two pixel resolution. If bit 0 is set to "1", the chroma/luma output data may be swapped. The leading edge of $\overline{\text{HSYNC}}$ is count 000 <sub>H</sub> .	7A <sub>H</sub>

TABLE 56. START V\_BLANK LSB REGISTER

SUB ADDRESS = 33 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Assert $\overline{\text{BLANK}}$ Output Signal	This 8-bit register is cascaded with Start V_BLANK High Register to form a 9-bit start vertical blank register. It specifies the line number to assert $\overline{\text{BLANK}}$ each field. For NTSC operation, it occurs on line (n + 5) on odd fields and line (n + 268) on even fields. For PAL operation, it occurs on line (n + 5) on odd fields and line (n + 318) on even fields.	02 <sub>H</sub>

TABLE 57. START V\_BLANK MSB REGISTER

SUB ADDRESS = 34 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
15-9	Reserved		0000000 <sub>B</sub>
8	Assert $\overline{\text{BLANK}}$ Output Signal	This 1-bit register is cascaded with Start V_BLANK Low Register to form a 9-bit start vertical blank register.	1 <sub>B</sub>

TABLE 58. END V\_BLANK REGISTER

SUB ADDRESS = 35 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Negate $\overline{\text{BLANK}}$ Output Signal	This 8-bit register specifies the line number to negate $\overline{\text{BLANK}}$ each field. For NTSC operation, it occurs on line (n + 5) on odd fields and line (n + 268) on even fields. For PAL operation, it occurs on line (n + 5) on odd fields and line (n + 318) on even fields.	12 <sub>H</sub>

TABLE 59. END HSYNC REGISTER

SUB ADDRESS = 36 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Negate $\overline{\text{HSYNC}}$ Output Signal	This 8-bit register specifies the horizontal count at which to negate $\overline{\text{HSYNC}}$ each scan line. Values may range from 0 (0000 0000) to 510 (1111 1111) CLK2 cycles. The leading edge of $\overline{\text{HSYNC}}$ is count 00 <sub>H</sub> .	30 <sub>H</sub>

TABLE 60. HSYNC DETECT WINDOW REGISTER

SUB ADDRESS = 37 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Horizontal Sync Detect Window	This 8-bit register specifies the width of the timing window (in 1x clock samples) for the digital PLL to accept horizontal sync pulses in each line. The window is centered about where the horizontal sync pulse should be located. If the horizontal sync pulse falls inside the window, the digital PLL maintains normal lock timing. If the horizontal sync pulse falls outside this window, the digital PLL will enter the horizontal lock acquisition mode based on the current setting for bits 3-2 of register 04 <sub>H</sub> . Recommend changing this register to 90 <sub>H</sub> following reset in order to widen the window for poorly timed input video sources.	20 <sub>H</sub>  (Use 90 <sub>H</sub> )

TABLE 61. MV CONTROL

SUB ADDRESS = 41 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7	MV Stripe Detection and Bypass Enable	Set to "1" to enable the detection and bypass of the MV Color Striping component. If this bit is not enabled and the MV Color Striping component exists on the input signal, artifacts will be clearly visible as horizontal streaks in the output data. This bit must be enabled for the MV Detection Status of register 0E <sub>H</sub> to be updated.	0 <sub>B</sub>
6	MV PSP Detection Enable	Set to "1" to enable detection of the MV Pseudo Sync Pulse (PSP) component. If the MV PSP component exists on the input signal, this bit must be enabled for the MV Detection Status of register 0E <sub>H</sub> to be updated.	0 <sub>B</sub>
5-3	MV PSP Detection Count	Defines the number of extra sync pulses required before declaring the Pseudo Sync Pulse (PSP) component in the MV Detection Status of register 0E <sub>H</sub> . The PSP component must also be present for the number of fields defined in bits 2-0 below.	100 <sub>B</sub>
2-0	MV Detection Field Count	Defines the minimum number of fields that an MV component must be present for in order to change the MV Detection Status of register 0E <sub>H</sub> . Add 2 to bits 2-0 to obtain the minimum field count. Ex: The default of 110 <sub>B</sub> is actually 6 + 2 = 8 fields.	110 <sub>B</sub>

TABLE 62. RESERVED

SUB ADDRESS = 42 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Reserved	Set bits 5-4 to 11 <sub>B</sub> for optimum performance.	00 <sub>H</sub> (Use 30 <sub>H</sub> )

TABLE 63. PROGRAMMABLE FRACTIONAL GAIN

SUB ADDRESS = 50 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Reserved	Set to 00 <sub>B</sub> for proper operation.	00 <sub>B</sub>
5	Select PFG Enable	Set to "1" to enable the recommended PFG value in bits 4-0 below.	0 <sub>B</sub> (Use 1 <sub>B</sub> )
4-0	PFG	<p>Programmable Fractional Gain (PFG). When enabled by bit 5, changes the loop gain (response time) of the AGC logic. Slower values provide some noise immunity to input signals with poor sync/back-porch characteristics. Recommend using the slowest PFG value of 00001<sub>B</sub> for optimum performance. (Thus the recommended 8-bit register value = 21<sub>H</sub>).</p> <p>The 5-bit PFG value has a fractional representation as: <math>2^0 \cdot 2^{-1} 2^{-2} 2^{-3} 2^{-4}</math></p> <p>Sample PFG values:                      00000<sub>B</sub>: Gain = 0.0000 (freezes AGC at current value)                      00001<sub>B</sub>: Gain = 0.0625 (slowest AGC response time -- recommended PFG)                      01100<sub>B</sub>: Gain = 0.7500 (default)                      10000<sub>B</sub>: Gain = 1.0000                      11111<sub>B</sub>: Gain = 1.9375 (fastest AGC response time -- not recommended)</p>	01100 <sub>B</sub> (Use 01 <sub>H</sub> )

TABLE 64. MV STRIPE GATE

SUB ADDRESS = 51 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-6	Reserved	Set to 00 <sub>B</sub> for proper operation.	00 <sub>B</sub>
5-0	MV Stripe Gate	Defines the start of the gate for MV Color Stripe detection in 4xF <sub>SC</sub> counts. The gate should start prior to the chroma burst. Default value of 010100 <sub>B</sub> (14 <sub>H</sub> ) is valid for NTSC. Recommend 100000 <sub>B</sub> (20 <sub>H</sub> ) for PAL.	010100 <sub>B</sub>

TABLE 65. RESERVED

SUB ADDRESS = 52 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Reserved	Set bit 5 to "1" for optimum performance.	02 <sub>H</sub> (Use 22 <sub>H</sub> )

TABLE 66. AGC HYSTERESIS


SUB ADDRESS = 53 <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-4		<p>Defines the amount of hysteresis in the AGC logic. Larger hysteresis values stabilize the AGC with poor quality input signals. For example:</p> <p>0000<sub>B</sub> = No Hysteresis                      1000<sub>B</sub> = Default Hysteresis                      1111<sub>B</sub> = Maximum Hysteresis (Recommended hysteresis value)</p>	1000 <sub>B</sub> (Use F0 <sub>H</sub> )
3-0	Reserved	Set to 0000 <sub>B</sub> for proper operation.	0000 <sub>B</sub>

TABLE 67. DEVICE REVISION

SUB ADDRESS = 7F <sub>H</sub>			
BIT NO.	FUNCTION	DESCRIPTION	RESET STATE
7-0	Device Revision	This 8-bit register specifies the device revision number. Data written to this read-only register is ignored. The production baseline revision number is 01 <sub>H</sub> .	01 <sub>H</sub>

# HMP8117

## Pinout



## Pin Descriptions

PIN NAME	PIN NUMBER	I/O	PASSIVE	DESCRIPTION
CVBS1, CVBS2, CVBS3(Y)	7, 6, 5	I	75Ω Term, 1μF AC-coupled	Composite Video Inputs. CVBS3(Y) is the Luminance (Y) signal in S-Video mode. These inputs must each be terminated by a 75Ω resistor to AGND and AC-coupled by a 1.0μF capacitor as shown in the Reference Schematic. These components should be as close to this pin as possible for best performance. If not used, this pin should be connected to AGND through a 0.1μF capacitor.
YOUT	9	O	External Anti-Alias Filter	Analog output of the video multiplexer. A external low-pass anti-alias filter between the YOUT and YIN pins, as shown in the Reference Schematic. The filter components should be as close as possible to the YOUT and YIN pins for best performance.
YIN	8	I		Analog input to the ADC. See YOUT description above.
C	19	I	75Ω Term, 1μF AC-coupled and External Anti-Alias Filter	Chrominance (C) S-Video input. This input must each be terminated by a 75Ω resistor to AGND and AC-coupled by a 1.0μF capacitor as shown in the Reference Schematic. These components, and the corresponding anti-alias low-pass filter, should be as close to this pin as possible for best performance. If not used, this pin should be connected to AGND through a 0.1μF capacitor.
A/D TEST	17	O	none	Chroma signal A/D test pin. This pin must be left floating for proper operation.
RSET	28	O	12.1KΩ to AGND	A 12.1KΩ resistor must be connected between this pin and AGND. This resistor should be as close to this pin as possible for best performance. The function of this pin has changed from the HMP8112A/15 GAIN_CNTRL input. Do not use capacitor decoupling for this output pin.
REF_CAP	78	O	1.0 F to AGND	Voltage reference capacitor. A 1 F ceramic capacitor must be connected between this pin and AGND. This capacitor should be as close to this pin as possible for best performance.

**Pin Descriptions** (Continued)

PIN NAME	PIN NUMBER	I/O	PASSIVE	DESCRIPTION
LCAP	76	I	0.1 F to AGND	Storage capacitor for Luminance signal DC restoration. The LCAP voltage offsets the sync tip to the lower reference of the A/D. A 0.1 $\mu$ F capacitor should be connected between this pin and AGND. This capacitor should be as close to this pin as possible for best performance.
CCAP	29	I	0.1 F to AGND	Storage capacitor for Chrominance signal DC restoration. The CCAP voltage offsets the chroma signal to mid-range of the A/D. A 0.1 $\mu$ F capacitor should be connected between this pin and AGND. This capacitor should be as close to this pin as possible for best performance.
P0-P15	42, 43, 45, 47-51, 54-58, 60, 63, 64	O	N/A	Pixel output pins. See Table 3. These pins are three-stated after a $\overline{\text{RESET}}$ or software reset.
HSYNC	71	O	10K $\Omega$ Pullup	Horizontal sync output. $\overline{\text{HSYNC}}$ is asserted during the horizontal sync intervals. The polarity of HSYNC is programmable. This pin is three-stated after a $\overline{\text{RESET}}$ or software reset and should be pulled high through a 10K $\Omega$ resistor.
$\overline{\text{VSYNC}}$	70	O	10K $\Omega$ Pullup	Vertical sync output. $\overline{\text{VSYNC}}$ is asserted during the vertical sync intervals. The polarity of $\overline{\text{VSYNC}}$ is programmable. This pin is three-stated after a $\overline{\text{RESET}}$ or software reset and should be pulled high through a 10K $\Omega$ resistor.
FIELD	67	O	10K $\Omega$ Pullup	FIELD output. The polarity of FIELD is programmable. This pin is three-stated after a $\overline{\text{RESET}}$ or software reset and should be pulled high through a 10K $\Omega$ resistor.
$\overline{\text{DVALID}}$	66	O	10K $\Omega$ Pullup	Data valid output. $\overline{\text{DVALID}}$ is asserted during CLK2 cycles that contain valid pixel data. This pin is three-stated after a $\overline{\text{RESET}}$ or software reset and should be pulled high through a 10K $\Omega$ resistor.
$\overline{\text{BLANK}}$	65	O	10K $\Omega$ Pullup	Composite blanking output. $\overline{\text{BLANK}}$ is asserted during the horizontal and vertical blanking intervals. The polarity of $\overline{\text{BLANK}}$ is programmable. This pin is three-stated after a $\overline{\text{RESET}}$ or software reset and should be pulled high through a 10K $\Omega$ resistor.
$\overline{\text{VBIVALID}}$	61	O	10K $\Omega$ Pullup	Vertical Blanking Interval Valid output. $\overline{\text{VBIVALID}}$ is asserted during CLK2 cycles that contain valid VBI (Vertical Blanking Interval) data such as Closed Captioning, Teletext, and WSS data. The polarity of $\overline{\text{VBIVALID}}$ is programmable. This pin is three-stated after a $\overline{\text{RESET}}$ or software reset and should be pulled high through a 10K resistor.
$\overline{\text{INTREQ}}$	44	O	10K $\Omega$ Pullup	Interrupt Request Output. This is an open-drain output and requires an external 10K $\Omega$ pull-up resistor to $V_{CC}$ .
CLK2	38	I		2x pixel clock input. This clock must be a continuous, free-running clock. Refer to Table 1 for allowable CLK2 frequencies for each video standard and aspect ratio. For best performance, use termination resistor(s) to minimize pulse overshoot and reflections.
$\overline{\text{RESET}}$	34	I		Reset control input. A logical zero for a minimum of four CLK2 cycles resets the device. $\overline{\text{RESET}}$ must be a logical one for normal operation.
SA	27	I	10K $\Omega$ Pullup or 0 $\Omega$ Pulldown	I <sup>2</sup> C slave address select input. This was formerly the WPE pin on HMP8112/15 decoders. If the SA pin is pulled low, the I <sup>2</sup> C address is 1000100xB or 88H. If the SA pin is pulled high, the address is 1000101xB or 8AH. (The 'x' bit is the address is the I <sup>2</sup> C read flag.)
SDA	40	I/O	4K $\Omega$ Pullup	I <sup>2</sup> C data input/output. This pin should be pulled high through a 4K $\Omega$ resistor.
SCL	41	I	4K $\Omega$ Pullup	I <sup>2</sup> C clock input. This pin should be pulled high through a 4K $\Omega$ resistor.
VAA	2, 12, 14	I	0.1 F to AGND	Analog power supply pins. All VAA pins must be connected together.
AGND	1, 3, 10, 11, 15, 16, 21, 22, 23, 24	I	none	Analog ground pins. All AGND pins must be connected together. Refer to Applications section for recommended grounding scheme.
VCC	26, 31, 37, 52, 59, 68, 75, 79	I		Digital power supply pins. All VCC pins must be connected together.
GND	25, 33, 35, 36, 39, 46, 53, 62, 69, 72, 80	I		Digital ground pins. All GND pins must be connected together.
NC	4, 13, 18, 20, 30, 32, 73, 74, 77			No Connect pins. These pins may be left floating or tied to GND.

## Applications Information

### Direct Interface to Video Encoders

Direct interface to a video encoder will induce pixel jitter in the output video and is therefore not recommended as a primary data interface. The jitter will occur with all decoder output formats, including BT.656. However, pixel jitter may be acceptable for some applications; such as a “preview mode” prior to image capture or compression. For more detail, reference “CYCLE SLIPPING AND REAL-TIME PIXEL JITTER” section from this data sheet.

### Decoder Upgrades

The following table describe the impacts to pins for upgrading from the HMP8112/A or HMP8115 to the HMP8117.

TABLE 68. UPGRADING FROM HMP8112/A OR HMP8115

Pin #	HMP8112/15 Pin	HMP8117 Impact
28	GAIN_CNTL (Now RSET)	Use single 12.1K resistor to AGND. Remove any decoupling caps.
78	DEC_T (Now REF_CAP)	Change to single 1.0uF capacitor (1206-size XR7-type) to AGND.
29	CCLAMP_CAP (Now CCAP)	Change to 0.1uF capacitor.
76	LCLAMP_CAP (Now LCAP)	Change to 0.1uF capacitor.
9,8,19	L_OUT, L_ADIN, and C	Recommend use of new anti-alias filter from Reference Schematic.
27	WPE (Now SA)	Pull low for I2C address compatibility with HMP8112/A.
44	DVCC/NC (Now INTREQ)	Pin actually NC on HMP8112/A. Float or use 10K pullup to VCC.
61	DGND/NC (Now VBIVALID)	Pin actually NC on HMP8112/A. Float or use 10K pullup to VCC.
13	CLK2 (Now NC)	Trace may be deleted to reduce reflections on CLK2 at pin 38.
30, 32, 73, 77	DEC_L, DGND, DGND, AGC_CAP	Pins no longer used (NC). Capacitors used at these pins may be removed.

### Typical Programming Sequence

The following pseudo code provides a typical programming sequence to initialize the HMP8117 using the default 16-bit YCbCr output data format.

```
SetReg 0x1F = 0x80 // Soft Reset
SetReg 0x37 = 0x90 // Wider HSYNC Detect Window
SetReg 0x42 = 0x30 // Recommended Value
SetReg 0x50 = 0x21 // Slower PFG
SetReg 0x52 = 0x22 // Recommended Value
SetReg 0x53 = 0xF0 // Large AGC Hysteresis
SetReg 0x03 = 0xC0 // Enable Data/Timing Outputs
```

### PCB Layout Considerations

A PCB board with a minimum of 4 layers is recommended, with layers 1 and 4 (top and bottom) for signals and layers 2 and 3 for power and ground. The PCB layout should

implement the lowest possible noise on the power and ground planes by providing excellent decoupling. The optimum layout places the HMP8117 as close as possible to the power supply connector and the video input connector. Place external components as close as possible to the appropriate pin using short, wide traces.

### ANALOG POWER PLANE

The analog power plane ( $V_{AA}$ ) is recommended to be separate from the common board digital power plane ( $V_{CC}$ ) with a gap between the two planes of at least 1/8 inch. The  $V_{AA}$  plane should be connected to the  $V_{CC}$  plane at a single point though a low-resistance ferrite bead, such as a Ferroxcube 5659065-3B, Fair-Rite 2743001111, or TDK BF45-4001. The ferrite bead provides resistance to switching currents, improving the performance of HMP8117.

If a separate linear regulator is used to provide power to the analog power plane, the power-up sequence should be designed to ensure latch up will not occur. A separate linear regulator is recommended if the power supply noise on the  $V_{AA}$  pins exceeds 200mV.

### ANALOG GROUND PLANE

A separate analog ground (AGND) plane is recommended with a single point connection to the digital ground (GND) plane using a ferrite bead as mentioned above.

### POWER SUPPLY DECOUPLING

Decouple each  $V_{AA}$  and  $V_{CC}$  pin to the appropriate ground plane using a 0.1 $\mu$ F ceramic chip capacitor. Bulk decouple the power planes using a 1.0 $\mu$ F ceramic chip capacitor located at each corner of the device. (One capacitor placed at the top left corner for  $V_{AA}$  and three capacitors placed at the other corners for  $V_{CC}$ .) A single 47 $\mu$ F decoupling capacitor for the analog power plane may also be used to control excessive low-frequency power supply ripple. See Figure 20, HMP8117 Reference Schematics.

### ANALOG SIGNALS

Traces containing digital signals should not be routed over, under, or adjacent to the analog output traces to minimize cross-talk. If this is not possible, coupling can be minimized by routing the digital signals at a 90 degree angle to the analog signals. The analog traces should also not overlay the  $V_{CC}$  power plane to maximize high-frequency power supply rejection.

### Evaluation Board

#### HMPVIDEVAL/ISA

The HMPVIDEVAL/ISA board provides a complete video frame-grabber platform to evaluate all modes of the video decoder and encoder. The ISA style PC add-in board supports a complete Windows 95 software application to easily operate all features of the evaluation platform.



**Related Application Notes**

Application Notes are also available on the Intersil Multimedia web site at <http://www.intersil.com/mmedia>.

**AN9644:** Composite Video Separation Techniques

**AN9716:** Wide Screen Signalling

**AN9717:** YCbCr to RGB Considerations

**AN9728:** BT.656 Video Interface for ICs

**AN9806:** Advantages of the HMP8117 Videolyzer Operation




FIGURE 20. HMP8117 REFERENCE SCHEMATICS

# HMP8117

## Absolute Maximum Ratings

Digital Supply Voltage ( $V_{CC}$ to GND)	7.0V
Analog Supply Voltage ( $V_{AA}$ to GND)	7.0V
Digital Input Voltages	GND - 0.5V to $V_{CC} + 0.5V$
ESD Classification	Class 1

## Operating Temperature Range

HMP8117CN	0°C to 70°C
-----------	-------------

## Thermal Information

Thermal Resistance (Typical, See Note 40)	$\theta_{JA}$ (°C/W)
MQFP Package	45
Maximum Power Dissipation	
HMP8117CN	1.78W
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Junction Temperatures	150°C
Maximum Lead Temperature (Soldering 10s)	300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

40.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air. Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.

## Electrical Specifications $V_{CC} = V_{AA} = 5.0V, T_A = 25^\circ C$

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY CHARACTERISTICS</b>						
Power Supply Voltage Range	$V_{CC}, V_{AA}$	(Note 2)	4.75	5	5.25	V
Total Power Supply Current	$I_{TOT}$	CLK2 = 29.5MHz, $V_{CC} = V_{AA} = 5.25V$ Outputs Not Loaded	-	279	305	mA
Digital Power Supply Current	$I_{CC}$		-	132	-	mA
Analog Power Supply Current	$I_{AA}$		-	147	-	mA
Total Power Dissipation	$P_{TOT}$		-	1.46	1.60	W
<b>DC CHARACTERISTICS: DIGITAL I/O (EXCEPT CLK2 and I<sup>2</sup>C INTERFACE)</b>						
Input Logic High Voltage	$V_{IH}$	$V_{CC} = \text{Max}$	2.0	-	-	V
Input Logic Low Voltage	$V_{IL}$	$V_{CC} = \text{Min}$	-	-	0.8	V
Output Logic High Voltage	$V_{OH}$	$I_{OH} = -4mA, V_{CC} = \text{Max}$	2.4	-	-	V
Output Logic Low Voltage	$V_{OL}$	$I_{OL} = 4mA, V_{CC} = \text{Min}$	-	-	0.4	V
Input Leakage Current	$I_{IH}, I_{IL}$	$V_{CC} = \text{Max}$ , Input = 0V or 5V	-10	-	10	μA
Input/Output Capacitance	$C_{IN}, C_{OUT}$	f = 1MHz (Note 2) All Measurements Referenced to Ground, $T_A = 25^\circ C$	-	8	-	pF
Three-State Output Current Leakage	$I_{OZ}$		-10	-	10	μA
<b>DC CHARACTERISTICS: CLK2 DIGITAL INPUT</b>						
Input Logic High Voltage	$V_{IH}$	$V_{CC} = \text{Max}$	$0.7xV_{CC}$	-	-	V
Input Logic Low Voltage	$V_{IL}$	$V_{CC} = \text{Min}$	-	-	$0.3xV_{CC}$	V
Input Leakage Current	$I_{IH}$	$V_{CC} = \text{Max}$ Input = 0V or $V_{CC}$	-10	-	10	μA
	$I_{IL}$		-450	-	-	μA
Input Capacitance	$C_{IN}$	CLK2 = 1MHz (Note 2) All Measurements Referenced to Ground, $T_A = 25^\circ C$	-	8	-	pF
<b>DC CHARACTERISTICS: I<sup>2</sup>C INTERFACE</b>						
Input Logic High Voltage	$V_{IH}$	$V_{CC} = \text{Max}$	$0.7xV_{CC}$	-	-	V
Input Logic Low Voltage	$V_{IL}$	$V_{CC} = \text{Min}$	-	-	$0.3xV_{CC}$	V
Output Logic High Voltage	$V_{OH}$	$I_{OH} = -1mA, V_{CC} = \text{Max}$	3.0	-	-	V
Output Logic Low Voltage	$V_{OL}$	$I_{OL} = 3mA, V_{CC} = \text{Min}$	0	-	0.4	V

# HMP8117

## Electrical Specifications $V_{CC} = V_{AA} = 5.0V, T_A = 25^{\circ}C$ (Continued)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS
Input Leakage Current	$I_{IH}, I_{IL}$	$V_{CC} = \text{Max}$ , Input = 0V or 5V	-	-	10	$\mu A$
Input/Output Capacitance	$C_{IN}, C_{OUT}$	SCL = 400kHz, (Note 2) All Measurements Referenced to GND, $T_A = 25^{\circ}C$	-	8	-	pF
<b>AC CHARACTERISTICS: DIGITAL I/O (EXCEPT I<sup>2</sup>C INTERFACE)</b>						
CLK2 Frequency			24.54	-	29.5	MHz
CLK2 Waveform Symmetry		(Note 2)	40	-	60	%
CLK2 Pulse Width High	$t_{PWH}$		13	-	-	ns
CLK2 Pulse Width Low	$t_{PWL}$		13	-	-	ns
Data and Control Setup Time	$t_{SU}$	(Note 3)	10	-	-	ns
Data and Control Hold Time	$t_{HD}$		0	-	-	ns
CLK2 to Output Delay	$t_{DVLD}$		0	-	23	ns
Data and Control Rise/Fall Time	$t_r, t_f$	(Note 2)	1	-	12	ns
<b>AC CHARACTERISTICS: I<sup>2</sup>C INTERFACE</b>						
SCL Clock Frequency	$f_{SCL}$		0	-	400	kHz
SCL Pulse Width Low	$t_{LOW}$		1.3	-	-	$\mu s$
SCL Pulse Width High	$t_{HIGH}$		0.6	-	-	$\mu s$
Data Hold Time	$t_{HD:DATA}$		0	-	-	ns
Data Setup Time	$t_{SU:DATA}$		100	-	-	ns
SDA, SCL Rise Time	$t_R$	(Note 2)	-	-	300	ns
SDA, SCL Fall Time	$t_F$		-	-	300	ns
<b>ANALOG INPUT PERFORMANCE</b>						
Composite Video Input Amplitude (Sync Tip to White Level)		Input Termination of 75 $\Omega$ and 1.0 $\mu F$ AC-Coupled	0.5	1.0	2.0	$V_{P-P}$
Luminance (Y) Video Input Amplitude (Sync Tip to White Level)		Input Termination of 75 $\Omega$ and 1.0 $\mu F$ AC-Coupled	0.5	1.0	2.0	$V_{P-P}$
Chrominance (C) Video Input Amplitude (Burst Amplitude)		Input Termination of 75 $\Omega$ and 1.0 $\mu F$ AC-Coupled, (Note 2)	0.143	0.286	0.6	$V_{P-P}$
Video Input Impedance	$R_{AIN}$	(Note 2)	200	-	-	k $\Omega$
Video Input Bandwidth	BW	1 $V_{P-P}$ Sine Wave Input to -3dBc Reduction, (Note 2)	5	-	-	MHz
ADC Input Range	$A_{IN}$ FULL SCALE		-	1	-	$V_{P-P}$
	$A_{IN}$ OFFSET		-	1.5	-	V
ADC Integral Nonlinearity	INL	Best Fit Linearity	-	$\pm 2$	-	LSB
ADC Differential Nonlinearity	DNL		-	$\pm 0.35$	-	LSB
<b>VIDEO PERFORMANCE</b>						
Differential Gain	DG	Modulated Ramp (Note 2)	-	2	-	%
Differential Phase	DP		-	1	-	Deg.
Hue Accuracy		75% Color Bars (Note 2)	-	2	-	Deg.
Color Saturation Accuracy			-	2	-	%
Luminance Nonlinearity		NTC-7 Composite (Note 2)	-	2	-	%
SNR	SNRL WEIGHTED	Pedestal Input (Note 2)	-	50	-	dB

## HMP8117


### Electrical Specifications $V_{CC} = V_{AA} = 5.0V, T_A = 25^{\circ}C$ (Continued)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS
<b>GENLOCK PERFORMANCE</b>						
Horizontal Locking Time	$t_{LOCK}$	Time from Initial Lock Acquisition to an Error of 1 Pixel. (Note 2)	2	3	-	Fields
Long-Term horizontal Sync Lock Range		Range over specified pixel jitter is maintained. Assumes line time changes by amount indicated slowly between over one field. (Note 2)	-	-	5	%
Number of Missing Horizontal Syncs Before Lost Lock Declared	$H_{SYNC LOST}$	Programmable via register 04 <sub>H</sub> (Note 2)	1 or 12	1 or 12	1 or 12	HSYNCS
Number of Missing Vertical Syncs Before Lost Lock Declared	$V_{SYNC LOST}$		1 or 3	1 or 3	1 or 3	VSYNCS
Long-Term Color Subcarrier Lock Range		Range over color subcarrier locking time and accuracy specifications are maintained. Subcarrier frequency changes by amount indicated slowly over 24 hours. (Note 2)	-	$\pm 200$	$\pm 400$	Hz
Vertical Sample Alignment		(Notes 2, 4)	-	1/8	-	Pixel
			-	10	-	ns

**NOTES:**

41. Guaranteed by design or characterization.
42. Test performed with  $C_L = 40pF, I_{OL} = 4mA, I_{OH} = -4mA$ . Input reference level is 1.5V for all inputs.  $V_{IH} = 3.0V, V_{IL} = 0V$ .
43. Since the HMP8117 does not generate the sample clock, any clock jitter present on the CLK2 input will directly translate to pixel jitter on the output data. The Vertical Sample Alignment parameter specifies the spatial pixel alignment from one scan line to the next using a stable CLK2 source.

**Metric Plastic Quad Flatpack Packages (MQFP/PQFP)**



**Q80.14x20 (JEDEC MO-108CB-1 ISSUE A)  
80 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE**

SYM-BOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.134	-	3.40	-
A1	0.010	-	0.25	-	-
A2	0.100	0.120	2.55	3.05	-
B	0.012	0.018	0.30	0.45	6
B1	0.012	0.016	0.30	0.40	-
D	0.904	0.923	22.95	23.45	3
D1	0.783	0.791	19.90	20.10	4, 5
E	0.667	0.687	16.95	17.45	3
E1	0.547	0.555	13.90	14.10	4, 5
L	0.026	0.037	0.65	0.95	-
N	80		80		7
e	0.032 BSC		0.80 BSC		-
ND	24		24		-
NE	16		16		-

Rev. 0 1/94

**NOTES:**

1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
2. All dimensions and tolerances per ANSI Y14.5M-1982.
3. Dimensions D and E to be determined at seating plane **-C-**.
4. Dimensions D1 and E1 to be determined at datum plane **-H-**.
5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm (0.010 inch) per side.
6. Dimension B does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total.
7. "N" is the number of terminal positions.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

**Sales Office Headquarters**

**NORTH AMERICA**  
Intersil Corporation  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (407) 724-7000  
FAX: (407) 724-7240

**EUROPE**  
Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

**ASIA**  
Intersil (Taiwan) Ltd.  
7F-6, No. 101 Fu Hsing North Road  
Taipei, Taiwan  
Republic of China  
TEL: (886) 2 2716 9310  
FAX: (886) 2 2715 3029